

# DATA HANDBOOK

Video and associated systems  
Bipolar, MOS

Types MAB8031AH-2  
to TDA1524A

B | 0 | 0 | K | | I | C | 0 | 2 | a | | 1 | 9 | 8 | 9 |

Philips Components



**PHILIPS**



**VIDEO AND ASSOCIATED SYSTEMS  
BIPOLAR, MOS**

**Part A**

<b>Selection guide</b>	<i>page</i>
Functional index . . . . .	5
Numerical index . . . . .	17
Maintenance type list . . . . .	31

**General**

Product status definition for type numbers with prefixes NE, SA, SE and $\mu A$ . . . . .	35
Ordering information for type numbers with prefixes NE, SA, SE and $\mu A$ . . . . .	36
Type designation for type numbers with prefixes MAB, MAF, PCA, PCB, PCD, PCF, SAA, SAB, SAD, SAF, TDA and TEA . . . . .	39
Rating systems . . . . .	41
Handling MOS devices . . . . .	43

**Device data**

MAB8031AH-2 to TDA1524A

**Part b**

<b>Selection guide</b>	<i>page</i>
Functional index . . . . .	1127
Numerical index . . . . .	1138
Maintenance type list . . . . .	1153

**Device data**

TDA1525 to  $\mu A733C$

**Package information**

Package outlines . . . . .	2209
Soldering . . . . .	2255



SELECTION GUIDE

**Functional index**

**Numerical index**

**Maintenance type list**



FUNCTIONAL INDEX

type no.	description	page
<b>AMPLIFIERS</b>		
NE592	video amplifier	93
NE5204	wide-band high frequency amplifier	71
NE5205	wide-band high frequency amplifier	81
NE5539	ultra high frequency operational amplifier	103
NE5592	video amplifier	65
SA592	video amplifier	93
SA5204	wide-band high frequency amplifier	71
SA5205	wide-band high frequency amplifier	81
SE592	video amplifier	93
SE5539	ultra high frequency operational amplifier	103
$\mu$ A733	differential video amplifier	2201
$\mu$ A733C	differential video amplifier	2201
<b>CAMERA ICs</b>		
SAA1043	universal sync generator	431
SAA1044	subcarrier coupler circuit	447
SAD1019	multi-norm pulse pattern generator	971
<b>CLOCK/CALENDAR</b>		
PCF8573	clock calendar; I <sup>2</sup> C-bus	215
PCF8583	clock calendar with 256 x 8-bit static RAM; I <sup>2</sup> C-bus	377
<b>COLOUR DECODERS</b>		
SAA9055	digital SECAM colour decoder; I <sup>2</sup> C-bus	817
TDA3501	video control combination	1421
TDA3505	video control combination with automatic cut-off control; -(B-Y) and -(R-Y) input	1429
TDA3506	video control combination with automatic cut-off control; +(B-Y) and +(R-Y) input	1429
TDA3507	video control combination with automatic cut-off control; -(B-Y) and -(R-Y) input	1439
TDA3510	PAL decoder	1451
TDA3561A	PAL decoder	1455
TDA3565	PAL decoder	1467
TDA3566	PAL/NTSC decoder	1477
TDA3567	NTSC decoder	1495
TDA3569	NTSC decoder with fast RGB blanking	1507
TDA3590A	SECAM processor circuit (improved TDA3590)	1519
TDA3592A	SECAM/PAL transcoder	1535
TDA4510	PAL decoder	1771
TDA4532	SECAM decoder	1777
TDA4555	multistandard decoder for -(R-Y) and -(B-Y) signals	1783

# FUNCTIONAL INDEX

type no.	description	page
TDA4556	multistandard decoder for + (R-Y) and + (B-Y) signals	1783
TDA4557	multistandard colour decoder	1791
TDA4560	colour transient improvement circuit	1799
TDA4565	colour transient improvement circuit; output signal delayed 180 $\mu$ s less than that of TDA4560	1805
TDA4566	colour transient improvement circuit; switchable delay time	1813
TDA4570	NTSC decoder	1821
TDA4580	video control combination with automatic cut-off control	1827
TDA8390	single-chip PAL decoder and RGB matrix	1935
TDA8442	I <sup>2</sup> C-bus interface for colour decoders	2055
TDA8443A	I <sup>2</sup> C-bus-controlled YUV/RGB interface circuit	2063
TDA8451	P <sup>2</sup> CCD delay line and matrix for colour decoders	2087
TDA8452	P <sup>2</sup> CCD filter combination for colour decoders	2097
TDA8461	PAL/NTSC decoder; I <sup>2</sup> C-bus	2111
TDA8490	SECAM decoder	2135
TDA9080	video control combination circuit	2151

## DATA CONVERSION

### ADCs, DACs

NE5150	RGB video DAC	57
NE5151	RGB video DAC	57
NE5152	RGB video DAC	57
PCF8591	8-bit ADC/DAC; I <sup>2</sup> C-bus	395
PNA7509	7-bit ADC; 22 MHz; 3-state output	413
PNA7518	8-bit multiplying DAC; 30 MHz	425
SAA9079	ADC for digital TV	889
SAD1009	universal DAC (UDAC)	959
TDA1534	14-bit ADC	1171
TDA1541A	dual 16-bit DAC	1179
TDA1543	dual 16-bit economy DAC (I <sup>2</sup> S-bus format)	1187
TDA8444	octuple 6-bit DAC; I <sup>2</sup> C-bus	2079

## DIGITAL PROCESSING

SAA9050	digital multistandard TV decoder; I <sup>2</sup> C-bus	785
SAA9055	digital SECAM colour decoder; I <sup>2</sup> C-bus	817
SAA9057	clock generator circuit	839
SAA9058	sample rate converter	845
SAA9060	video digital-to-analogue converter (VDAC)	851
SAA9068	picture-in-picture controller (PIPCO); I <sup>2</sup> C-bus	865
SAA9069	digital vertical filter (DVF)	881
SAA9079	ADC for digital TV	889

## DISPLAY DRIVERS

PCF1303T	18-element bar graph LCD driver (with analogue input)	123
PCF2100	LCD duplex driver; 40 segments	129
PCF2110	LCD duplex driver; 60 segments and 2 LEDs	129
PCF2111	LCD duplex driver; 64 segments	129
PCF2112	LCD driver; 32 segments	129



type no.	description	page
PCF2201	LCD flat panel row/column driver	145
PCF8566	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 96 elements; I <sup>2</sup> C-bus	175
PCF8576	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; I <sup>2</sup> C-bus	245
PCF8577	LCD direct driver (32 segments) or duplex driver (64 segments); I <sup>2</sup> C-bus	279
PCF8577A	LCD direct driver (32 segments) or duplex driver (64 segments); I <sup>2</sup> C-bus; different slave address	279
PCF8578	LCD row/column driver for dot matrix graphic displays; 40 outputs, of which 24 are programmable; I <sup>2</sup> C-bus	295
PCF8579	LCD column driver for dot matrix graphic displays; 40 column outputs; I <sup>2</sup> C-bus	333
SAA1060	LED display/interface circuit	455
SAA1064	4-digit LED driver; I <sup>2</sup> C-bus	461
<b>EAST/WEST CORRECTION</b>		
TDA1082	east-west correction driver circuit	1061
<b>MEMORIES</b>		
PCF8570	256 x 8-bit static RAM; I <sup>2</sup> C-bus	205
PCF8570C	256 x 8-bit static RAM; I <sup>2</sup> C-bus; different slave address	205
PCF8571	128 x 8-bit static RAM; I <sup>2</sup> C-bus	205
PCF8582A	256 x 8-bit EEPROM; I <sup>2</sup> C-bus; -40 to +85 °C	367
PCF8583	clock calendar with 256 x 8-bit static RAM; I <sup>2</sup> C-bus	377
<b>MICROCONTROLLERS (8-bit)</b>		
<b>8051/80C51 family, NMOS</b>		
MAB8031AH-2	microcontroller; 128 x 8 RAM; 3.5 to 12 and 3.5 to 15 MHz; 0 to +70 °C	47
MAB8032AH	microcontroller; 256 x 8 RAM; 3.5 to 12 MHz; 0 to +70 °C	49
MAB8051AH-2	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; 0 to +70 °C	47
MAB8052AH	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 3.5 to 12 MHz; 0 to +70 °C	49
MAF80A31AH-2	microcontroller; 128 x 8 RAM; 3.5 to 12 MHz; -40 to +110 °C	47
MAF80A51AH-2	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; -40 to +110 °C	47
MAF8031AH-2	microcontroller; 128 x 8 RAM; 3.5 to 12 MHz; -40 to +85 °C	47
MAF8051AH-2	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; -40 to +85 °C	47

type no.	description	page
<b>8051/80C51 family, CMOS</b>		
PCA80C31BH-3	microcontroller; 128 x 8 RAM; 1.2 to 12 MHz; -40 to + 125 °C	111
PCA80C51BH-3	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 12 MHz; -40 to + 125 °C	111
PCA80C552	microcontroller; 256 x 8 RAM; 80C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	115
PCA80C652	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	117
PCA83C552	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	115
PCA83C652	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	117
PCB80C31BH-2	microcontroller; 128 x 8 RAM; 0.5 to 12 MHz; 0 to + 70 °C	111
PCB80C31BH-3	microcontroller; 128 x 8 RAM; 1.2 to 16 MHz; 0 to + 70 °C	111
PCB80C51BH-2	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 0.5 to 12 MHz; 0 to + 70 °C	111
PCB80C51BH-3	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 16 MHz; 0 to + 70 °C	111
PCB80C552	microcontroller; 256 x 8 RAM; 80C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to + 70 °C	115
PCB80C652	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to + 70 °C	117
PCB80C851	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to + 70 °C	121
PCB83C552	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to + 70 °C	115
PCB83C652	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to + 70 °C	117
PCB83C654	microcontroller; 256 x 8 RAM; 16 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to + 70 °C	119
PCB83C851	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to + 70 °C	121

type no.	description	page
PCF80C31BH-3	microcontroller; 128 x 8 RAM; 1.2 to 12 MHz; -40 to +85 °C	111
PCF80C51BH-3	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 12 MHz; -40 to +85 °C	111
PCF80C552	microcontroller; 256 x 8 RAM; 80C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	115
PCF80C652	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	117
PCF80C851	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCF83C552	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	115
PCF83C652	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	117
PCF83C851	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
<b>84CXX family, CMOS</b>		
PCF84C00	microcontroller; 256 x 8 RAM; external program memory	171
PCF84C12	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C21	microcontroller; 64 x 8 RAM; 2 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C22	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C41	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C42	low cost microcontroller; 64 x 8 RAM; 4 K x 8 ROM	169
PCF84C81	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C85	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 32 I/O; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	173
<b>84XX family, NMOS</b>		
MAB8401	microcontroller; 128 x 8 RAM; piggy-back version for MAB84XX family plus 8-bit LED driver; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8411	microcontroller; 64 x 8 RAM; 1 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8421	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53

# FUNCTIONAL INDEX

type no.	description	page
MAB8422	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	55
MAB8441	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8442	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	55
MAB8461	microcontroller; 128 x 8 RAM; 6 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAF84A11	microcontroller; 64 x 8 RAM; 1 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53
MAF84A21	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53
MAF84A22	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	55
MAF84A41	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53
MAF84A42	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	55
MAF84A61	microcontroller; 128 x 8 RAM; 6 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53
MAF8411	microcontroller; 64 x 8 RAM; 1 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53
MAF8421	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53
MAF8422	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	55
MAF8441	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53
MAF8442	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	55
MAF8461	microcontroller; 128 x 8 RAM; 6 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53

type no.	description	page
<b>8048 family; NMOS</b>		
MAB8035HL	microcontroller; 64 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8039HL	microcontroller; 128 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8040HL	microcontroller; 256 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8048H	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8049H	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8050H	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAF80A35HL	microcontroller; 64 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A39HL	microcontroller; 128 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A40HL	microcontroller; 256 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A48H	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A49H	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A50H	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF8035HL	microcontroller; 64 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8039HL	microcontroller; 128 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8040HL	microcontroller; 256 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8048H	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8049H	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8050H	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
<b>8048 family, CMOS</b>		
PCB80C39	microcontroller; 128 x 8 RAM; 1.0 to 15 MHz; 0 to +70 °C	113
PCB80C49	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 15 MHz; 0 to +70 °C	113
PCF80C39	microcontroller; 128 x 8 RAM; 1.0 to 15 MHz; -40 to +85 °C	113
PCF80C49	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 15 MHz; -40 to +85 °C	113

# FUNCTIONAL INDEX

type no.	description	page
<b>POWER SUPPLY ICs</b>		
<b>SMPS controllers</b>		
TDA8380	SMPS controller	1917
TEA1039	SMPS controller	2163
<b>PPS controllers</b>		
TDA2582	control circuit for PPS	1313
<b>RECORDER ICs</b>		
SAA4700	video recorder VPS dataline processor	561
SAA5235	dataline slicer for video cassette recorders	585
SAA5236	dataline slicer	591
SAD1009	universal DAC (UDAC)	959
SAF1135	dataline decoder	999
TDA3724	SECAM identification circuit for video recorders	1569
TDA3725	SECAM (L) chrominance signal processor for video recorders	1571
TDA3730	frequency demodulator and drop-out compensator for video recorders	1575
TDA3740	video processor/frequency modulator for video recorders	1581
TDA3755	PAL/NTSC sync processor for video recorders (VHS system)	1589
TDA3760	PAL chrominance signal processor for video recorders (VHS system)	1599
TDA3765	NTSC chrominance signal processor for video recorders (VHS system)	1607
TDA3791	band selector and window detector	1615
TDA4720	SECAM identification circuit for video recorders	1843
TDA6800	video modulator circuit	1883
TDA8405	TV and video recorder stereo/dual sound processor; I <sup>2</sup> C-bus	1951
TDA8415	TV and video recorder stereo/dual sound processor with integrated filters and I <sup>2</sup> C-bus control	1961
TEA2000	PAL/NTSC colour encoder	2175
<b>REMOTE I/O EXPANDERS</b>		
PCF8574	remote 8-bit I/O expander; I <sup>2</sup> C-bus	233
PCF8574A	remote 8-bit I/O expander; I <sup>2</sup> C-bus; different slave address	233
<b>REMOTE CONTROLLERS</b>		
SAA3004	high performance transmitter (455 kHz) for infrared remote control; up to 448 commands	491
SAA3006	high performance transmitter (RC-5) for infrared remote control; up to 2048 commands	501
SAA3008	high performance transmitter (38 kHz) for infrared remote control; low voltage	515
SAA3009	infrared remote control decoder; decodes 64 commands (RECS80/RC-5); up to 32 subaddresses; high current output for direct LED drive	529
SAA3027	infrared remote control transmitter (RC-5)	539

type no.	description	page
SAA3028	high performance transcoder (RC-5) for infrared remote control; I <sup>2</sup> C-bus	553
SAA3049	infrared remote control decoder; low current version of SAA3009	529
SAF1032	receiver/decoder for infrared remote control	985
SAF1039	transmitter for infrared remote control	985
TDA3047	high performance receiver for infrared remote control; positive output voltage	1409
TDA3048	high performance receiver for infrared remote control; negative output voltage	1415

### SMALL SIGNAL COMBINATION

#### Black-white TV

TDA4500	small signal combination for B/W TV	1697
TDA4503	small signal combination for B/W TV (improved TDA4500)	1741

#### Colour TV

TDA4501	small signal combination with sound circuit for colour TV	1709
TDA4502A	small signal combination with video switch for colour TV	1723
TDA4505	small signal combination with sound circuit for colour TV	1755

#### SOUND ICs

TBA120U	sound IF amplifier/demodulator for TV	1011
TDA1013B	4 W audio power amplifier with DC volume control	1023
TDA1015	1 to 4 W audio power amplifier with preamplifier	1031
TDA1015T	0.5 W audio power amplifier with preamplifier	1041
TDA1029	signal-sources switch (4 x two channels)	1047
TDA1512	12 to 20 W hi-fi audio power amplifier	1067
TDA1514	40 W hi-fi power amplifier for digital audio (e.g. Compact Disc)	1073
TDA1514A	40 W hi-fi power amplifier for digital audio (e.g. Compact Disc)	1079
TDA1520B	20 W hi-fi audio power amplifier; complete SOAR protection	1085
TDA1521	2 x 12 W hi-fi stereo audio power amplifier	1091
TDA1521A	2 x 6 W hi-fi stereo audio power amplifier	1101
TDA1521Q	2 x 12 W hi-fi stereo audio power amplifier	1091
TDA1524A	stereo tone/volume control circuit	1111
TDA1525	stereo tone/volume control circuit	1157
TDA2543	AM sound IF circuit for French standard	1233
TDA2545A	quasi-split-sound circuit	1239
TDA2546A	quasi-split-sound circuit with 5.5 MHz demodulation	1245
TDA2555	dual FM demodulator for TV sound; 8-stage limiter	1257
TDA2556	quasi-split-sound circuit with dual FM sound demodulators	1263
TDA2557	dual FM demodulator for TV sound; 5-stage limiter	1257
TDA2611A	5 W audio power amplifier	1353
TDA2613	6 W hi-fi audio power amplifier	1363
TDA2795	TV stereo/dual sound identification decoder	1403
TDA3800G	stereo/dual TV sound processor (dynamic selection)	1621
TDA3800GS	stereo/dual TV sound processor (static selection)	1621

# FUNCTIONAL INDEX

type no.	description	page
TDA3803A	stereo/dual TV sound decoder	1629
TDA3806	multiplex PLL stereo decoder	1637
TDA3808	second audio programme (SAP) signal processor	1643
TDA3810	spatial, stereo and pseudo-stereo sound circuit	1649
TDA3825	single FM TV sound demodulator system with external AF input and mute	1653
TDA3826	single FM TV sound demodulator system with mute and 6 dB AF amplifier	1663
TDA3845	quasi-split-sound circuit and AM demodulator	1673
TDA8405	TV and video recorder stereo/dual sound processor; I <sup>2</sup> C-bus	1951
TDA8415	TV and video recorder stereo/dual sound processor with integrated filters and I <sup>2</sup> C-bus control	1961
TDA8420	hi-fi stereo audio processor; I <sup>2</sup> C-bus	1979
TDA8421	hi-fi stereo audio processor; I <sup>2</sup> C-bus	2001
TDA8425	hi-fi stereo audio processor; I <sup>2</sup> C-bus	2023
<b>SYNC PROCESSORS</b>		
<b>Horizontal</b>		
TBA920S	horizontal combination	1017
TDA2593	horizontal combination	1327
TDA2594	horizontal combination with transmitter identification	1335
TDA2595	horizontal combination with transmitter identification and protection circuits	1343
<b>Vertical</b>		
TDA2653A	vertical deflection circuit; PIL-S4; 30AX systems and monitors	1371
TDA2655B	vertical deflection circuit; colour and monochrome (90°)	1387
TDA2658	vertical deflection circuit (90°)	1395
TDA3653B	vertical deflection and guard circuit (90°)	1549
TDA3653C	vertical deflection and guard circuit (90°)	1549
TDA3654	vertical deflection and guard circuit (110°)	1559
TDA3654Q	vertical deflection and guard circuit (110°)	1559
<b>Horizontal/vertical</b>		
TDA2577A	horizontal/vertical synchronization circuit	1269
TDA2578A	horizontal/vertical synchronization circuit	1283
TDA2579A	horizontal/vertical synchronization circuit	1297
TDA8370	synchronization processor for TV; I <sup>2</sup> C-bus	1899
<b>TEXT SYSTEMS</b>		
SAA5231	teletext video processor (successor of SAA5030)	573
SAA5235	dataline slicer for video cassette recorders	585
SAA5243E	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (West European language version)	597
SAA5243H	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (East European language version)	597
SAA5243K	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (Arabic and English version)	597



type no.	description	page
SAA5243L	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (Arabic and Hebrew version)	597
SAA5245	525-line system enhanced computer-controlled teletext circuit (USECCT); I <sup>2</sup> C-bus (West European language version)	627
SAA5250	interface for data acquisition and control	649
SAA5351	EUROM 50 Hz, CRT controller	681
SAA5355	FTFROM, CRT controller (525-line)	709
SAA5361	EUROM 60 Hz, CRT controller	737
SAA9041	digital video teletext (DVTB) processor for Philips digital TV system (525 and 625-line systems); I <sup>2</sup> C-bus (West European language version)	765
SAA9068	picture-in-picture controller (PIPICO); I <sup>2</sup> C-bus	865
SAA9069	digital vertical filter (DVF)	881
<b>TUNER/TUNING CIRCUITS</b>		
SAA1300	tuner switching circuit; I <sup>2</sup> C-bus	487
SAB3035	computer interface for tuning and control (CITAC); 8 DACs; I <sup>2</sup> C-bus	899
SAB3036	computer interface for tuning and control (CITAC); without DACs; I <sup>2</sup> C-bus	915
SAB3037	computer interface for tuning and control (CITAC); 4 DACs; I <sup>2</sup> C-bus	931
SAB6456	sensitive 1 GHz divide-by-64/divide-by-256 switchable prescaler	947
SAB8726	2.6 GHz divide-by-2 prescaler	953
TDA5030A	mixer/oscillator for VHF tuner	1849
TDA5030AT	mixer/oscillator for VHF tuner	1855
TDA5330T	VHF, UHF & hyperband mixer/oscillator for TV and VCR 3-band tuners	1861
TDA5332T	double mixer/oscillator for TV and VCR tuners	1875
TSA5510	1.3 GHz PLL frequency synthesizer	2183
TSA5510T	1.3 GHz PLL frequency synthesizer	2193
<b>VIDEO/AUDIO SWITCHES</b>		
TDA8440	video/audio switch for CTV receivers; I <sup>2</sup> C-bus	2045
TDA8443A	I <sup>2</sup> C-bus-controlled YUV/RGB interface circuit	2063
TDA9045	video processor and input selector	2145
<b>VIDEO GAMES</b>		
SAA1099	stereo sound generator for sound effects and music synthesis ( $\mu$ C-controlled)	471
TDA6800	video modulator circuit	1883
<b>VISION IF ICs</b>		
TDA2549	IF amplifier and demodulator for multistandard TV receivers	1251
TDA8340	TV IF amplifier and demodulator	1887
TDA8340Q	TV IF amplifier and demodulator	1887
TDA8341	TV IF amplifier and demodulator	1887
TDA8341Q	TV IF amplifier and demodulator	1887



NUMERICAL  
INDEX

type	description	page
MAB8031AH-2P	microcontroller; 128 x 8 RAM; 3.5 to 12 and 3.5 to 15 MHz; 0 to +70 °C	47
MAB8031AH-2WP	microcontroller; 128 x 8 RAM; 3.5 to 12 and 3.5 to 15 MHz; 0 to +70 °C	47
MAB8032AHP	microcontroller; 256 x 8 RAM; 3.5 to 12 MHz; 0 to +70 °C	49
MAB8032AHWP	microcontroller; 256 x 8 RAM; 3.5 to 12 MHz; 0 to +70 °C	49
MAB8035HLP	microcontroller; 64 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8035HLWP	microcontroller; 64 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8039HLP	microcontroller; 128 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8039HLWP	microcontroller; 128 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8040HLP	microcontroller; 256 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8040HLWP	microcontroller; 256 x 8 RAM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8048HP	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8048HWP	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8049HP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8049HWP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8050HP	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8050HWP	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 11 MHz; 0 to +70 °C	51
MAB8051AH-2P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; 0 to +70 °C	47
MAB8051AH-2WP	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; 0 to +70 °C	47
MAB8052AHP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 3.5 to 12 MHz; 0 to +70 °C	49
MAB8052AHWP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 3.5 to 12 MHz; 0 to +70 °C	49
MAB8401B	microcontroller; 128 x 8 RAM; piggy-back version for MAB84XX family plus 8-bit LED driver; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53

# NUMERICAL INDEX

type	description	page
MAB8401WP	microcontroller; 128 x 8 RAM; piggy-back version for MAB84XX family plus 8-bit LED driver; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8411P	microcontroller; 64 x 8 RAM; 1 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8411T	microcontroller; 64 x 8 RAM; 1 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8421P	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8421T	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8422P	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	55
MAB8441P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8441T	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8442P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	55
MAB8461P	microcontroller; 128 x 8 RAM; 6 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAB8461T	microcontroller; 128 x 8 RAM; 6 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; 0 to +70 °C	53
MAF80A31AH-2P	microcontroller; 128 x 8 RAM; 3.5 to 12 MHz; -40 to +110 °C	47
MAF80A31AH-2WP	microcontroller; 128 x 8 RAM; 3.5 to 12 MHz; -40 to +110 °C	47
MAF80A35HLP	microcontroller; 64 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A35HLWP	microcontroller; 64 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A39HLP	microcontroller; 128 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A39HLWP	microcontroller; 128 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A40HLP	microcontroller; 256 x 8 RAM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A40HLWP	microcontroller; 256 x 8 RAM; 1.0 to 10 MHz; +110 °C	51
MAF80A48HP	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51

type	description	page
MAF80A48HWP	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A49HP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A49HWP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A50HP	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A50HWP	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 10 MHz; -40 to +110 °C	51
MAF80A51AH-2P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; -40 to +110 °C	47
MAF80A51AH-2WP	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; -40 to +110 °C	47
MAF8031AH-2P	microcontroller; 128 x 8 RAM; 3.5 to 12 MHz; -40 to +85 °C	47
MAF8031AH-2WP	microcontroller; 128 x 8 RAM; 3.5 to 12 MHz; -40 to +85 °C	47
MAF8035HLP	microcontroller; 64 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8035HLWP	microcontroller; 64 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8039HLP	microcontroller; 128 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8039HLWP	microcontroller; 128 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8040HLP	microcontroller; 256 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8040HLWP	microcontroller; 256 x 8 RAM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8048HP	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8048HWP	microcontroller; 64 x 8 RAM; 1 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8049HP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8049HWP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8050HP	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8050HWP	microcontroller; 256 x 8 RAM; 4 K x 8 ROM; 1.0 to 11 MHz; -40 to +85 °C	51
MAF8051AH-2P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; -40 to +85 °C	47
MAF8051AH-2WP	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 3.5 to 12 MHz; -40 to +85 °C	47
MAF84A11P	microcontroller; 64 x 8 RAM; 1 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53

# NUMERICAL INDEX

type	description	page
MAF84A21P	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53
MAF84A22P	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	55
MAF84A41P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53
MAF84A42P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	55
MAF84A61P	microcontroller; 128 x 8 RAM; 6 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 5 MHz; -40 to +110 °C	53
MAF8411P	microcontroller; 64 x 8 RAM; 1 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53
MAF8421P	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53
MAF8422P	microcontroller; 64 x 8 RAM; 2 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	55
MAF8441P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53
MAF8442P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM plus 8-bit LED driver; 15 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	55
MAF8461P	microcontroller; 128 x 8 RAM; 6 K x 8 ROM plus 8-bit LED driver; 20 I/O lines; I <sup>2</sup> C-bus; 1.0 to 6 MHz; -40 to +85 °C	53
NE5150F	RGB video DAC	57
NE5151F	RGB video DAC	57
NE5152F	RGB video DAC	57
NE5204D	wide-band high frequency amplifier	71
NE5204N	wide-band high frequency amplifier	71
NE5205D	wide-band high frequency amplifier	81
NE5205FE	wide-band high frequency amplifier	81
NE5205N	wide-band high frequency amplifier	81
NE5539D	ultra high frequency operational amplifier	103
NE5539F	ultra high frequency operational amplifier	103
NE5539N	ultra high frequency operational amplifier	103
NE5592D	video amplifier	65
NE5592N	video amplifier	65
NE592D14	video amplifier	93
NE592D8	video amplifier	93
NE592F14	video amplifier	93
NE592F8	video amplifier	93
NE592H	video amplifier	93

type	description	page
NE592HD14	video amplifier	93
NE592HD8	video amplifier	93
NE592HN14	video amplifier	93
NE592HN8	video amplifier	93
NE592N14	video amplifier	93
NE592N8	video amplifier	93
PCA80C31BH-3P	microcontroller; 128 x 8 RAM; 1.2 to 12 MHz; -40 to + 125 °C	111
PCA80C31BH-3WP	microcontroller; 128 x 8 RAM; 1.2 to 12 MHz; -40 to + 125 °C	111
PCA80C51BH-3P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 12 MHz; -40 to + 125 °C	111
PCA80C51BH-3WP	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 12 MHz; -40 to + 125 °C	111
PCA80C552WP	microcontroller; 256 x 8 RAM; 80C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	115
PCA80C652P	microcontroller; 256 x 8 RAM; serial I/O; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	117
PCA80C652WP	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	117
PCA83C552WP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	115
PCA83C652P	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	117
PCA83C652WP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to + 125 °C	117
PCB80C31BH-2P	microcontroller; 128 x 8 RAM; 0.5 to 12 MHz; 0 to + 70 °C	111
PCB80C31BH-2WP	microcontroller; 128 x 8 RAM; 0.5 to 12 MHz; 0 to + 70 °C	111
PCB80C31BH-3P	microcontroller; 128 x 8 RAM; 1.2 to 16 MHz; 0 to + 70 °C	111
PCB80C31BH-3WP	microcontroller; 128 x 8 RAM; 1.2 to 16 MHz; 0 to + 70 °C	111
PCB80C39P	microcontroller; 128 x 8 RAM; 1.0 to 15 MHz; 0 to + 70 °C	113
PCB80C39WP	microcontroller; 128 x 8 RAM; 1.0 to 15 MHz; 0 to + 70 °C	113
PCB80C49P	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 15 MHz; 0 to + 70 °C	113

# NUMERICAL INDEX

type	description	page
PCB80C49WP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 15 MHz; 0 to +70 °C	113
PCB80C51BH-3P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 16 MHz; 0 to +70 °C	111
PCB80C51BH-3WP	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 16 MHz; 0 to +70 °C	111
PCB80C552WP	microcontroller; 256 x 8 RAM; 80C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	115
PCB80C652P	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	117
PCB80C652WP	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	117
PCB80C851P	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCB80C851WP	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCB83C552WP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; two pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	115
PCB83C652P	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	117
PCB83C652WP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	117
PCB83C654P	microcontroller; 256 x 8 RAM; 16 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	119
PCB83C654WP	microcontroller; 256 x 8 RAM; 16 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; 0 to +70 °C	119
PCB83C851P	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCB83C851WP	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCF1303T	18-element bar graph LCD driver (with analogue input)	123
PCF2100P	LCD duplex driver; 40 segments	129
PCF2100T	LCD duplex driver; 40 segments	129
PCF2110P	LCD duplex driver; 60 segments and 2 LEDs	129
PCF2110T	LCD duplex driver; 60 segments and 2 LEDs	129
PCF2111P	LCD duplex driver; 64 segments	129
PCF2111T	LCD duplex driver; 64 segments	129
PCF2112P	LCD driver; 32 segments	129
PCF2112T	LCD driver; 32 segments	129
PCF2201V	LCD flat panel row/column driver	145
PCF80C31BH-3P	microcontroller; 128 x 8 RAM; 1.2 to 12 MHz; -40 to +85 °C	111
PCF80C31BH-3WP	microcontroller; 128 x 8 RAM; 1.2 to 12 MHz; -40 to +85 °C	111



type	description	page
PCF80C39P	microcontroller; 128 x 8 RAM; 1.0 to 15 MHz; -40 to +85 °C	113
PCF80C39WP	microcontroller; 128 x 8 RAM; 1.0 to 15 MHz; -40 to +85 °C	113
PCF80C49P	microcontroller; 128 x 8 RAM, 2 K x 8 ROM; 1.0 to 15 MHz; -40 to +85 °C	113
PCF80C49WP	microcontroller; 128 x 8 RAM; 2 K x 8 ROM; 1.0 to 15 MHz; -40 to +85 °C	113
PCF80C51BH-3P	microcontroller; 128 x 8 RAM, 4 K x 8 ROM; 1.2 to 12 MHz; -40 to +85 °C	111
PCF80C51BH-3WP	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; 1.2 to 12 MHz; -40 to +85 °C	111
PCF80C552WP	microcontroller; 256 x 8 RAM; 80C31 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	115
PCF80C652P	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	117
PCF80C652WP	microcontroller; 256 x 8 RAM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	117
PCF80C851P	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCF83C551WP	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCF83C552WP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 80C51 CPU plus 16-bit capture/compare timer/counter; watch-dog timer; 2 pulse-width modulated signals; 10-bit ADC with 8 multiplexed input lines; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	115
PCF83C652P	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	117
PCF83C652WP	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; serial I/O; UART; I <sup>2</sup> C-bus; 1.2 to 12 MHz; -40 to +85 °C	117
PCF83C851P	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCF83C851WP	microcontroller; 128 x 8 RAM; 256 x 8 EEPROM; 1.2 to 12 MHz; 0 to +70 °C	121
PCF84C00B	microcontroller; 256 x 8 RAM; bond-out version PCF84CXX family; I <sup>2</sup> C-bus	167
PCF84C00T	microcontroller; 256 x 8 RAM; bond-out version PCF84CXX family; I <sup>2</sup> C-bus	167
PCF84C12P	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C12T	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C21P	microcontroller; 64 x 8 RAM; 2 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171

# NUMERICAL INDEX

type	description	page
PCF84C21T	microcontroller; 64 x 8 RAM; 2 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C22P	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C22T	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C41P	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C41T	microcontroller; 128 x 8 RAM; 4 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C42P	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C42T	low cost microcontroller; 64 x 8 RAM; 1 K x 8 ROM	169
PCF84C81P	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C81T	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	171
PCF84C85P	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 32 I/O; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	173
PCF84C85T	microcontroller; 256 x 8 RAM; 8 K x 8 ROM; 32 I/O; plus 8-bit LED driver; I <sup>2</sup> C-bus; -40 to +85 °C	173
PCF8566P	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 96 elements; I <sup>2</sup> C-bus	175
PCF8566T	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 96 elements; I <sup>2</sup> C-bus	175
PCF8570P	256 x 8-bit static RAM; I <sup>2</sup> C-bus	205
PCF8570T	256 x 8-bit static RAM; I <sup>2</sup> C-bus	205
PCF8570CP	256 x 8-bit static RAM; I <sup>2</sup> C-bus; different slave address	205
PCF8570CT	256 x 8-bit static RAM; I <sup>2</sup> C-bus; different slave address	205
PCF8571P	128 x 8-bit static RAM; I <sup>2</sup> C-bus	205
PCF8571T	128 x 8-bit static RAM; I <sup>2</sup> C-bus	205
PCF8573P	clock calendar; I <sup>2</sup> C-bus	215
PCF8573T	clock calendar; I <sup>2</sup> C-bus	215
PCF8574AP	remote 8-bit I/O expander; I <sup>2</sup> C-bus; different slave address	233
PCF8574AT	remote 8-bit I/O expander; I <sup>2</sup> C-bus; different slave address	233
PCF8574P	remote 8-bit I/O expander; I <sup>2</sup> C-bus	233
PCF8574T	remote 8-bit I/O expander; I <sup>2</sup> C-bus	233
PCF8576T	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; I <sup>2</sup> C-bus	245
PCF8576U	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; I <sup>2</sup> C-bus	245
PCF8576U/10	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; I <sup>2</sup> C-bus	245
PCF8576V	universal LCD driver for low multiplex rates (1:1 to 1:4); max. 160 segments; I <sup>2</sup> C-bus	245
PCF8577AP	LCD direct driver (32 segments) or duplex driver (64 segments); I <sup>2</sup> C-bus; different slave address	279
PCF8577AT	LCD direct driver (32 segments) or duplex driver (64 segments); I <sup>2</sup> C-bus; different slave address	279
PCF8577AU	LCD direct driver (32 segments) or duplex driver (64 segments) I <sup>2</sup> C-bus; different slave address	279
PCF8577P	LCD direct driver (32 segments) or duplex driver (64 segments); I <sup>2</sup> C-bus	279

type	description	page
PCF8577T	LCD direct driver (32 segments) or duplex driver (64 segments); I <sup>2</sup> C-bus	279
PCF8577U	LCD direct driver (32 segments) or duplex driver (64 segments); I <sup>2</sup> C-bus	279
PCF8578T	LCD row/column driver for dot matrix graphic displays; 40 outputs, of which 24 are programmable; I <sup>2</sup> C-bus	295
PCF8578U	LCD row/column driver for dot matrix graphic displays; 40 outputs, of which 24 are programmable; I <sup>2</sup> C-bus	295
PCF8578V	LCD row/column driver for dot matrix graphic displays; 40 outputs, of which 24 are programmable; I <sup>2</sup> C-bus	295
PCF8579T	LCD column driver for dot matrix graphic displays; 40 column outputs; I <sup>2</sup> C-bus	333
PCF8579U	LCD column driver for dot matrix graphic displays; 40 column outputs; I <sup>2</sup> C-bus	333
PCF8579V	LCD column driver for dot matrix graphic displays; 40 column outputs; I <sup>2</sup> C-bus	333
PCF8582AP	256 x 8-bit EEPROM; I <sup>2</sup> C-bus; -40 to +85 °C	367
PCF8582AT	256 x 8-bit EEPROM; I <sup>2</sup> C-bus; -40 to +85 °C	367
PCF8583P	clock calendar with 256 x 8-bit static RAM; I <sup>2</sup> C-bus	377
PCF8583T	clock calendar with 256 x 8-bit static RAM; I <sup>2</sup> C-bus	377
PCF8591P	8-bit ADC/DAC; I <sup>2</sup> C-bus	395
PCF8591T	8-bit ADC/DAC; I <sup>2</sup> C-bus	395
PNA7509P	7-bit ADC; 22 MHz; 3-state output	413
PNA7509T	7-bit ADC; 22 MHz; 3-state output	413
PNA7518	8-bit multiplying DAC; 30 MHz	425
SA5204D	wideband high frequency amplifier	71
SA5204N	wideband high frequency amplifier	71
SA5205D	wideband high frequency amplifier	81
SA5205FE	wideband high frequency amplifier	81
SA5205N	wideband high frequency amplifier	81
SAA1043	universal sync generator	431
SAA1044	subcarrier coupler circuit	447
SAA1060	LED display/interface circuit	455
SAA1064P	4-digit LED driver; I <sup>2</sup> C-bus	461
SAA1064T	4-digit LED driver; I <sup>2</sup> C-bus	461
SAA1099	stereo sound generator for sound effects and music synthesis ( $\mu$ C-controlled)	471
SAA1300	tuner switching circuit; I <sup>2</sup> C-bus	487
SAA3004P	high performance transmitter (455 kHz) for infrared remote control; up to 448 commands	491
SAA3004T	high performance transmitter (455 kHz) for infrared remote control; up to 448 commands	491
SAA3006P	high performance transmitter (RC-5) for infrared remote control; up to 2048 commands	501
SAA3008	high performance transmitter (38 kHz) for infrared remote control; low voltage	515
SAA3009P	infrared remote control decoder; decodes 64 commands (RECS80/RC-5); up to 32 subaddresses; high current output for direct LED drive	529

# NUMERICAL INDEX

type	description	page
SAA3009T	infrared remote control decoder; decodes 64 commands (RECS80/RC-5); up to 32 subaddresses; high current output for direct LED drive	529
SAA3027P	infrared remote control transmitter (RC-5)	539
SAA3028	high performance transcoder (RC-5) for infrared remote control; I <sup>2</sup> C-bus	553
SAA3049P	infrared remote control decoder, low current version of SAA3009	529
SAA3049T	infrared remote control decoder, low current version of SAA3009	529
SAA4700P	video recorder VPS dataline processor	561
SAA5231	teletext video processor (successor of SAA5030)	573
SAA5235	dataline slicer for video cassette recorders	585
SAA5236	dataline slicer	591
SAA5243E	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (West European language version)	597
SAA5243H	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (East European language version)	597
SAA5243K	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (Arabic and English version)	597
SAA5243L	enhanced computer-controlled teletext circuit (ECCT); 625-line system; I <sup>2</sup> C-bus (Arabic and Hebrew version)	597
SAA5245	525-line system enhanced computer-controlled teletext circuit (USECCT); I <sup>2</sup> C-bus (West European language version)	627
SAA5250P	interface for data acquisition and control	649
SAA5250T	interface for data acquisition and control	649
SAA5351	EUROM 50 Hz; CRT controller	681
SAA5355	FTFROM, CRT controller (525-line)	709
SAA5361	EUROM 60 Hz, CRT controller	737
SAA9041P	digital video teletext (DVTB) processor for Philips digital TV system (525 and 625-line systems); I <sup>2</sup> C-bus (West European language version)	765
SAA9050	digital multistandard TV decoder; I <sup>2</sup> C-bus	785
SAA9055	digital SECAM colour decoder; I <sup>2</sup> C-bus	817
SAA9057	clock generator circuit	839
SAA9058	sample rate converter	845
SAA9060	video digital-to-analogue converter (VDAC)	851
SAA9068WP	picture-in-picture controller (PIPCO); I <sup>2</sup> C-bus	865
SAA9069T	digital vertical filter (DVF)	881
SAA9079P	ADC for digital TV	889
SAA9079T	ADC for digital TV	889
SAB3035	computer interface for tuning and control (CITAC); 8 DACs; I <sup>2</sup> C-bus	899
SAB3036	computer interface for tuning and control (CITAC); without DACs; I <sup>2</sup> C-bus	915
SAB3037	computer interface for tuning and control (CITAC); 4 DACs; I <sup>2</sup> C-bus	931
SAB6456	sensitive 1 GHz divide-by-64/divide-by-256 switchable prescaler	947
SAB6456T	sensitive 1 GHz divide-by-64/divide-by-256 switchable prescaler	947

type	description	page
SAB8726	2.6 GHz divide-by-2 prescaler	953
SAD1009P	universal DAC (UDAC)	959
SAD1009T	universal DAC (UDAC)	959
SAD1019P	multi-norm pulse pattern generator	971
SAD1019T	multi-norm pulse pattern generator	971
SAF1032P	receiver/decoder for infrared remote control	985
SAF1039P	transmitter for infrared remote control	985
SAF1135	detaline decoder	999
SE5539F	ultra high frequency operational amplifier	103
SE5539N	ultra high frequency operational amplifier	103
SE592F14	video amplifier	93
SE592F8	video amplifier	93
SE592H	video amplifier	93
SE592N14	video amplifier	93
TBA120U	sound IF amplifier/demodulator for TV	1011
TBA920S	horizontal combination	1017
TDA1013B	4 W audio power amplifier with DC volume control	1023
TDA1015	1 to 4 W audio power amplifier with preamplifier	1031
TDA1015T	0.5 W audio power amplifier with preamplifier	1041
TDA1029	signal-sources switch (4 x two channels)	1047
TDA1082	east-west correction driver circuit	1061
TDA1512	12 to 20 W hi-fi audio power amplifier	1067
TDA1512Q	12 to 20 W hi-fi audio power amplifier	1067
TDA1514	40 W hi-fi power amplifier for digital audio (e.g. Compact Disc)	1073
TDA1514A	40 W hi-fi power amplifier for digital audio (e.g. Compact Disc)	1079
TDA1520B	20 W hi-fi audio power amplifier; complete SOAR protection	1085
TDA1521	2 x 12 W hi-fi stereo audio power amplifier	1091
TDA1521A	2 x 6 W hi-fi stereo audio power amplifier	1091
TDA1521Q	2 x 12 W hi-fi stereo audio power amplifier	1091
TDA1524A	stereo tone/volume control circuit	1111
TDA1525	stereo tone/volume control circuit	1157
TDA1534	14-bit ADC	1169
TDA1541A	dual 16-bit DAC	1179
TDA1543	dual 16-bit economy DAC (I <sup>2</sup> S-bus format)	1187
TDA2501	PAL/NTSC encoder	1195
TDA2506	SECAM encoder	1201
TDA2506T	SECAM encoder	1213
TDA2507	FM modulator controller for video recorders	1225
TDA2507T	FM modulator controller for video recorders	1225
TDA2543	AM sound IF circuit for French standard	1233
TDA2545A	quasi-split-sound circuit	1239
TDA2546A	quasi-split-sound circuit with 5.5 MHz demodulation	1245
TDA2549	IF amplifier and demodulator for multistandard TV receivers	1251
TDA2555	dual FM demodulator for TV sound; 8-stage limiter	1257
TDA2556	quasi-split-sound circuit with dual FM sound demodulators	1263
TDA2557	dual FM demodulator for TV sound; 5-stage limiter	1257
TDA2577A	horizontal/vertical synchronization circuit	1269
TDA2578A	horizontal/vertical synchronization circuit	1283
TDA2579A	horizontal/vertical synchronization circuit	1297
TDA2582	control circuit for PPS	1313
TDA2582Q	control circuit for PPS	1313

# NUMERICAL INDEX

type	description	page
TDA2593	horizontal combination	1327
TDA2594	horizontal combination with transmitter identification	1335
TDA2595	horizontal combination with transmitter identification and protection circuits	1343
TDA2611A	5 W audio power amplifier	1353
TDA2613	6 W hi-fi audio power amplifier	1363
TDA2653A	vertical deflection circuit; PIL-S4; 30AX systems and monitors	1371
TDA2654	vertical deflection circuit; monochrome 110°; tiny-vision colour, 90°	1379
TDA2655B	vertical deflection circuit; colour and monochrome (90°)	1387
TDA2658	vertical deflection circuit (90°)	1395
TDA2795	TV stereo/dual sound identification decoder	1403
TDA3047P	high performance receiver for infrared remote control; positive output voltage	1409
TDA3047T	high performance receiver for infrared remote control; positive output voltage	1409
TDA3048P	high performance receiver for infrared remote control; negative output voltage	1415
TDA3048T	high performance receiver for infrared remote control; negative output voltage	1415
TDA3501	video control combination	1421
TDA3505	video control combination with automatic cut-off control; -(B-Y) and -(R-Y) input	1429
TDA3506	video control combination with automatic cut-off control; +(B-Y) and +(R-Y) input	1429
TDA3507	video control combination with automatic cut-off control; -(B-Y) and -(R-Y) input	1439
TDA3510	PAL decoder	1451
TDA3561A	PAL decoder	1455
TDA3565	PAL decoder	1467
TDA3566	PAL/NTSC decoder	1477
TDA3567	NTSC decoder	1495
TDA3569	NTSC decoder with fast RGB blanking	1507
TDA3590A	SECAM processor circuit (improved TDA3590)	1519
TDA3592A	SECAM/PAL transcoder	1535
TDA3653B	vertical deflection and guard circuit (90°)	1549
TDA3653C	vertical deflection and guard circuit (90°)	1549
TDA3654	vertical deflection and guard circuit (110°)	1559
TDA3654Q	vertical deflection and guard circuit (110°)	1559
TDA3724	SECAM identification circuit for video recorders	1569
TDA3725	SECAM (L) chrominance signal processor for video recorders	1571
TDA3730	frequency demodulator and drop-out compensator for video recorders	1575
TDA3740	video processor/frequency modulator for video recorders	1581
TDA3755	PAL/NTSC sync processor for video recorders (VHS system)	1589
TDA3760	PAL chrominance signal processor for video recorders (VHS system)	1599
TDA3765	NTSC chrominance signal processor for video recorders (VHS system)	1607
TDA3791	band selector and window detector	1615

type	description	page
TDA3800G	stereo/dual TV sound processor (dynamic selection)	1621
TDA3800GS	stereo/dual TV sound processor (static selection)	1621
TDA3803A	stereo/dual TV sound decoder	1629
TDA3806	multiplex PLL stereo decoder	1637
TDA3808	second audio programme (SAP) signal processor	1643
TDA3810	spatial, stereo and pseudo-stereo sound circuit	1649
TDA3825	single FM TV sound demodulator system with external AF input and mute	1653
TDA3826	single FM TV sound demodulator system with mute and 6 dB AF amplifier	1663
TDA3845	quasi-split-sound circuit and AM demodulator	1673
TDA4301	vertical driver (video camera)	1683
TDA4301T	vertical driver (video camera)	1687
TDA4306P	master gain circuit (video camera)	1691
TDA4306T	master gain circuit (video camera)	1691
TDA4500	small signal combination for B/W TV	1697
TDA4501	small signal combination with sound circuit for colour TV	1709
TDA4502A	small signal combination with video switch for colour TV	1723
TDA4503	small signal combination for B/W TV (improved TDA4500)	1741
TDA4505	small signal combination IC for colour TV	1755
TDA4510	PAL decoder	1771
TDA4532	SECAM decoder	1777
TDA4555	multistandard decoder for $-(R-Y)$ and $-(B-Y)$ signals	1783
TDA4556	multistandard decoder for $+(R-Y)$ and $+(B-Y)$ signals	1783
TDA4557	multistandard colour decoder	1791
TDA4560	colour transient improvement circuit	1799
TDA4565	colour transient improvement circuit; output signal delayed 180 $\mu$ s less than that of TDA4560	1805
TDA4566	colour transient improvement circuit; switchable delay time	1813
TDA4570	NTSC decoder	1821
TDA4580	video control combination with automatic cut-off control	1827
TDA4720	SECAM identification circuit for video recorders	1843
TDA4720T	SECAM identification circuit for video recorders	1843
TDA5030A	mixer/oscillator for VHF tuner	1849
TDA5030AT	mixer/oscillator for VHF tuner	1855
TDA5330T	VHF, UHF & hyperband mixer/oscillator for TV and VCR 3-band tuners	1861
TDA5332T	double mixer/oscillator for TV and VCR tuners	1875
TDA6800	video modulator circuit	1883
TDA6800T	video modulator circuit	1883
TDA8340	TV IF amplifier and demodulator	1887
TDA8340Q	TV IF amplifier and demodulator	1887
TDA8341	TV IF amplifier and demodulator	1887
TDA8341Q	TV IF amplifier and demodulator	1887
TDA8370	synchronization processor for TV; I <sup>2</sup> C-bus	1899
TDA8380	SMPS controller	1917
TDA8390	single-chip PAL decoder and RGB matrix	1935
TDA8405	TV and video recorder stereo/dual sound processor; I <sup>2</sup> C-bus	1951
TDA8415	TV and video recorder stereo/dual sound processor with integrated filters and I <sup>2</sup> C-bus control	1961

# NUMERICAL INDEX

type	description	page
TDA8420	hi-fi stereo audio processor; I <sup>2</sup> C-bus	1979
TDA8421	hi-fi stereo audio processor; I <sup>2</sup> C-bus	2001
TDA8425	hi-fi stereo audio processor; I <sup>2</sup> C-bus	2023
TDA8440	video/audio switch for CTV receivers; I <sup>2</sup> C-bus	2045
TDA8442	I <sup>2</sup> C-bus interface for colour decoders	2055
TDA8443A	I <sup>2</sup> C-bus-controlled YUV/RGB interface circuit	2063
TDA8444	octuple 6-bit DAC; I <sup>2</sup> C-bus	2079
TDA8451	P <sup>2</sup> CCD delay line and matrix for colour decoders	2087
TDA8452	P <sup>2</sup> CCD filter combination for colour decoders	2097
TDA8461	PAL/NTSC decoder; I <sup>2</sup> C-bus	2111
TDA8490	SECAM decoder	2135
TDA9045	video processor and input selector	2145
TDA9080	video control combination circuit	2151
TEA1039	SMPS controller	2163
TEA2000	PAL/NTSC colour encoder	2175
TSA5510	1.3 GHz PLL frequency synthesizer	2183
TSA5510T	1.3 GHz PLL frequency synthesizer	2193
μA733CF	differential video amplifier	2201
μA733CN	differential video amplifier	2201
μA733F	differential video amplifier	2201
μA733N	differential video amplifier	2201



## MAINTENANCE TYPE LIST

The types listed below are not included in this handbook. Detailed information will be supplied on request.

SAA1056P	PLL frequency synthesizer
SAA1082	remote transmitter
SAA3027	infrared remote control transmitter
SAA5030	teletext video processor
SAB1164	1 GHz divide-by-64 prescaler
SAB1165	1 GHz divide-by-64 prescaler
SAB1256	1 GHz divide-by-256 prescaler (successor SAB6456)
SAF3019	clock/timer with serial I/O; microcontrolled
TDA2502	tacho motor speed controller
TDA2503	track sensing amplifier for VCR
TDA3540,Q	IF amplifier and demodulator; npn tuners
TDA3541,Q	IF amplifier and demodulator; pnp tuners
TDA3571B	sync combination with transmitter identification
TDA3576B	sync combination with transmitter identification
TDA3590	SECAM processor circuit (successor TDA3590A)
TDA3591	SECAM processor circuit (successor TDA3591A)
TDA3650	vertical deflection circuit
TDA3701	PAL sync processor for VCR
TDA3710	chrominance signal/mixer for VCR
TDA3720	SECAM processor for VCR (successor TDA3725)
TEA1002	PAL colour encoder and video summer (successor TEA2000)



## GENERAL

Product status definition for type numbers with prefixes NE, SA, SE and  $\mu$ A  
Ordering information for type numbers with prefixes NE, SA, SE and  $\mu$ A  
Type designation for type numbers with prefixes MAB, MAF, PCA, PCB, PCD, PCF, SAA, SAB, SAF, TDA and TEA  
Rating systems  
Handling MOS devices



**DEFINITIONS**

<b>Data Sheet Identification</b>	<b>Product Status</b>	<b>Definition</b>
<i>Objective Specification</i>	<b>Formative or In Design</b>	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
<i>Preliminary Specification</i>	<b>Preproduction Product</b>	This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
<i>Product Specification</i>	<b>Full Production</b>	This data sheet contains Final Specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

# ORDERING INFORMATION

Signetics' Linear integrated circuit products may be ordered by contacting either the local Signetics sales office, Signetics representatives and/or Signetics authorized distributors. A complete listing is located in the back of this manual.

## Minimum Factory Order:

Commercial Product:

- \$1000 per order
- \$250 per line item per order

Military Product:

- \$250 per line item per order

Table 1 provides part number information concerning Signetics originated products.

Table 2 is a cross reference of both the old and new package suffixes for all presently existing types, while Tables 3 and 4 provide appropriate explanations on the various prefixes employed in the part number descriptions.

As noted in Table 3, Signetics defines device operating temperature range by the appropriate prefix. It should be noted, however, that an SE prefix (-55°C to +125°C) indicates only the operating temperature range of a device and *not* its military qualification status. The military qualification status of any Linear product can be determined by either looking in the Military Data Manual and/or contacting your local sales office.

**Table 1. Part Number Description**

PART NUMBER	CROSS REF PART NO.	PRODUCT FAMILY	PRODUCT DESCRIPTION
N E 5 3 7 N	LF398	LIN	Sample-and-Hold Amp

**Table 2. Package Descriptions**

OLD	NEW	PACKAGE DESCRIPTION
A, AA	N	14-lead plastic DIP
A	N-14	14-lead plastic DIP (selected analog products only)
B, BA	N	16-lead plastic DIP
	D	Microminiature package (SO)
F	F	14-, 16-, 18-, 22-, and 24-lead ceramic DIP (Cerdip)
I, IK	I	14-, 16-, 18-, 22-, 28-, and 4-lead ceramic DIP
K	H	10-lead TO-100
L	H	10-lead high-profile TO-100 can
NA, NX	N	24-lead plastic DIP
Q, R	Q	10-, 14-, 16-, and 24-lead ceramic flat
T, TA	H	8-lead TO-99
U	U	SIP plastic power
V	N	8-lead plastic DIP
XA	N	18-lead plastic DIP
XC	N	20-lead plastic DIP
XC	N	22-lead plastic DIP
XL, XF	N	28-lead plastic DIP
	A	PLCC
	EC	TO-46 header
	FE	8-lead ceramic DIP

**Table 3. Signetics Prefix and Device Temperature**

PREFIX	DEVICE TEMPERATURE RANGE
NE	0 to +70°C
SE	-55°C to +125°C
SA	-40°C to +85°C

**Table 4. Industry Standard Prefix**

PREFIX	DEVICE FAMILY
ADC	Linear Industry Standard
AM	Linear Industry Standard
CA	Linear Industry Standard
DAC	Linear Industry Standard
ICM	Linear Industry Standard
LF	Linear Industry Standard
LM	Linear Industry Standard
MC	Linear Industry Standard
NE	Linear Industry Standard
SA	Linear Industry Standard
SE	Linear Industry Standard
SG	Linear Industry Standard
μA	Linear Industry Standard
UC	Linear Industry Standard





## PRO ELECTRON TYPE DESIGNATION CODE FOR INTEGRATED CIRCUITS

This type nomenclature applies to semiconductor monolithic, semiconductor multi-chip, thin-film, thick-film and hybrid integrated circuits.

A basic type number consists of:

*THREE LETTERS FOLLOWED BY A SERIAL NUMBER*

### FIRST AND SECOND LETTER

#### 1. DIGITAL FAMILY CIRCUITS

The FIRST TWO LETTERS identify the FAMILY (see note 1).

#### 2. SOLITARY CIRCUITS

The FIRST LETTER divides the solitary circuits into:

- S : Solitary digital circuits
- T : Analogue circuits
- U : Mixed analogue/digital circuits

The SECOND LETTER is a serial letter without any further significance except 'H' which stands for hybrid circuits (see note 3).

#### 3. MICROPROCESSORS

The FIRST TWO LETTERS identify microprocessors and correlated circuits as follows:

- MA : { Microcomputer  
Central processing unit
- MB : Slice processor (see note 2)
- MD : Correlated memories
- ME : Other correlated circuits (interface, clock, peripheral controller, etc.)

#### 4. CHARGE-TRANSFER DEVICES AND SWITCHED CAPACITORS

The FIRST TWO LETTERS identify the following:

- NH : Hybrid circuits
- NL : Logic circuits
- NM : Memories
- NS : Analogue signal processing, using switched capacitors
- NT : Analogue signal processing, using CTDs
- NX : Imaging devices
- NY : Other correlated circuits

### Notes

1. A logic family is an assembly of digital circuits designed to be interconnected and defined by its basic electrical characteristics (such as: supply voltage, power consumption, propagation delay, noise immunity).
2. By 'slice processor' is meant: a functional slice of microprocessor.
3. The first letter 'S' should be used for all solitary memories, to which, in the event of hybrids, the second letter 'H' should be added (e.g. SH for Bubble-memories).

# TYPE DESIGNATION

## THIRD LETTER

It indicates the operating ambient temperature range.  
The letters A to G give information about the temperature:

- A : temperature range not specified
- B : 0 to + 70 °C
- C : -55 to + 125 °C
- D : -25 to + 70 °C
- E : -25 to + 85 °C
- F : -40 to + 85 °C
- G : -55 to + 85 °C

If a circuit is published for another temperature range, the letter indicating a narrower temperature range may be used or the letter 'A'.

Example: the range 0 to + 75 °C can be indicated by 'B' or 'A'.

## SERIAL NUMBER

This may be either a 4-digit number assigned by Pro Electron, or the serial number (which may be a combination of figures and letters) of an existing company type designation of the manufacturer.

To the basic type number may be added:

### *A VERSION LETTER*

Indicates a minor variant of the basic type or the package. Except for 'Z', which means customized wiring, the letter has no fixed meaning. The following letters are recommended for package variants:

- C : for cylindrical
- D : for ceramic DIL
- F : for flat pack
- L : for chip on tape
- P : for plastic DIL
- Q : for QIL
- T : for miniature plastic (mini-pack)
- U : for uncased chip

Alternatively a TWO LETTER SUFFIX may be used instead of a single package version letter, if the manufacturer (sponsor) wishes to give more information.

*FIRST LETTER:* General shape

- C : Cylindrical
- D : Dual-in-line (DIL)
- E : Power DIL (with external heatsink)
- F : Flat (leads on 2 sides)
- G : Flat (leads on 4 sides)
- K : Diamond (TO-3 family)
- M : Multiple-in-line (except Dual-, Triple-, Quadruple-in-line)
- Q : Quadruple-in-line (QIL)
- R : Power QIL (with external heatsink)
- S : Single-in-line
- T : Triple-in-line
- W : Lead chip-carrier (LCC)
- X : Leadless chip-carrier (LLCC)
- Y : Pin grid array (PGA)

*SECOND LETTER:* Material

- C : Metal-ceramic
- G : Glass-ceramic (cerdip)
- M : Metal
- P : Plastic

A hyphen precedes the suffix to avoid confusion with a version letter.

## RATING SYSTEMS

The rating systems described are those recommended by the International Electrotechnical Commission (IEC) in its Publication 134.

### DEFINITIONS OF TERMS USED

*Electronic device.* An electronic tube or valve, transistor or other semiconductor device.

#### Note

This definition excludes inductors, capacitors, resistors and similar components.

*Characteristic.* A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

*Bogey electronic device.* An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.

*Rating.* A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

#### Note

Limiting conditions may be either maxima or minima.

*Rating system.* The set of principles upon which ratings are established and which determine their interpretation.

#### Note

The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

### ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

## DESIGN MAXIMUM RATING SYSTEM

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

## DESIGN CENTRE RATING SYSTEM

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

## HANDLING MOS DEVICES

Though all our MOS integrated circuits incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental over-voltages. In storing and handling them, the following precautions are recommended.

### *Caution*

**Testing or handling and mounting call for special attention to personal safety.** Personnel handling MOS devices should normally be connected to ground via a resistor.

### **Storage and transport**

Store and transport the circuits in their original packing. Alternatively, use may be made of a conductive material or special IC carrier that either short-circuits all leads or insulates them from external contact.

### **Testing or handling**

Work on a conductive surface (e.g. metal table top) when testing the circuits or transferring them from one carrier to another. Electrically connect the person doing the testing or handling to the conductive surface, for example by a metal bracelet and a conductive cord or chain. Connect all testing and handling equipment to the same surface.

Signals should not be applied to the inputs while the device power supply is off. All unused input leads should be connected to either the supply voltage or ground.

### **Mounting**

Mount MOS integrated circuits on printed circuit boards *after* all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric (ground) potential. If it is impossible to ground the printed-circuit board the person mounting the circuits should touch the board before bringing MOS circuits into contact with it.

### **Soldering**

Soldering iron tips, including those of low-voltage irons, or soldering baths should also be kept at the same potential as the MOS circuits and the board.

### **Static charges**

**Dress personnel** in clothing of non-electrostatic material (no wool, silk or synthetic fibres). After the MOS circuits have been mounted on the board proper handling precautions should still be observed. Until the sub-assemblies are inserted into a complete system in which the proper voltages are supplied, the board is no more than an extension of the leads of the devices mounted on the board. To prevent static charges from being transmitted through the board wiring to the device it is recommended that conductive clips or conductive tape be put on the circuit board terminals.

### **Transient voltages**

To prevent permanent damage due to transient voltages, do not insert or remove MOS devices, or printed-circuit boards with MOS devices, from test sockets or systems with power on.

### **Voltage surges**

Beware of voltage surges due to switching electrical equipment on or off, relays and d.c. lines.



**DEVICE DATA**





### FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

#### DESCRIPTION

The MAB8051AH-2 family of single-chip 8-bit microcontrollers is manufactured in an advanced 2  $\mu$  NMOS process. The family consists of the following members:

- MAB8031AH-2: ROM-less version of the MAB8051AH-2
- MAB8051AH-2: 4 K bytes mask-programmable ROM, 128 bytes RAM

Both types are available in 8, 10 and 12 MHz versions and 15 MHz for the MAB8031AH-2. In the following, the generic term "MAB8051AH-2" is used to refer to both family members.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data storage.

The MAB8051AH-2 contains a non-volatile 4 K x 8 read-only program memory (not ROM-less version); a volatile 128 x 8 read/write data memory; 32 I/O lines; two 16-bit timer/event counters; a five-source, two-priority-level, nested interrupt structure; a serial I/O power for either multi-processor communications, I/O expansion, or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the MAB8051AH-2 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of 255 instructions; 44% one-byte, 41% two-byte and 15% three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s. Multiply, divide, subtract and compare are among the many instructions added to the standard MAB8048H instruction set.

For further detailed information see users manual 'Single-chip 8-bit microcontrollers'.

#### Features

- 4 K x 8 ROM (MAB8051AH-2 only), 128 x 8 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- Full duplex serial port
- External memory expandable to 128 K
- Boolean processing
- 218 bit-addressable locations
- On-chip oscillator
- Five-source interrupt structure with two priority levels
- 58% of instructions executed in 1  $\mu$ s; multiply and divide in 4  $\mu$ s (at 12 MHz clock)
- Enhanced architecture with:
  - non-page-oriented instructions
  - direct addressing
  - four 8-bit register banks
  - stack depth up to 128-bytes
  - multiply, divide, subtract and compare
- Available with extended temperature range: -40 to + 85 °C (MAF8031/51AH-2)
- Available with automotive temperature range: -40 to + 110 °C (MAF80A31/51AH-2)

#### PACKAGE OUTLINES

MAB8031/51AH-2P; MAF8031/51AH-2P; MAF80A31/51AH-2P; 40-lead DIL; plastic (SOT129).  
MAB8031/51AH-2WP; MAF80/31/51AH-2WP; MAF80A31/51AH-2WP: 44-lead, plastic leaded-chip-carrier, 'pocket' version (PLCC); (SOT187AA).




Fig. 1 Block diagram.

### FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET SINGLE-CHIP 8-BIT MICROCONTROLLERS

#### DESCRIPTION

The MAB8052AH is a member of the MAB8051AH family with a higher performance. This single-chip 8-bit microcontroller is manufactured in an advanced 2  $\mu$  NMOS process. For this version the following members exist:

- MAB8032AH: ROM-less version of the MAB8052AH
- MAB8052AH: 8 K bytes mask programmable ROM, 256 bytes RAM

Both types are available in 12 MHz versions. In the following, the generic term "MAB8052AH" is used to refer to both family members.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data storage.

The MAB8052AH contains a non-volatile 8 K x 8 read-only program memory (not ROM-less version); a volatile 256 x 8 read/write data memory; 32 I/O lines; three 16-bit timer/event counters; a six-source, two-priority-level, nested interrupt structure; a serial I/O port for either multi-processor communications, I/O expansion, or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the MAB8052AH can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of 255 instructions; 44% one-byte, 41% two-byte and 15% three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s.

For further detailed information see the '8051' section of the 'Single-chip 8-bit microcontroller user manual'

#### Features

- 8 K x 8 ROM (8052AH only), 256 x 8 RAM
- Four 8-bit ports, 32 I/O lines
- Three 16-bit timer/event counters
- Full-duplex serial port
- External memory expandable to 128 K
- Boolean processing
- 218 bit-addressable locations
- On-chip oscillator
- Six-source interrupt structure with two priority levels
- 58% of instructions executed in 1  $\mu$ s; multiply and divide in 4  $\mu$ s
- Enhanced architecture with:
  - non-page-oriented instructions
  - direct addressing
  - four 8-bit register banks
  - stack depth up to 128-bytes
  - multiply, divide, subtract and compare
- Upward compatible with MAB8031AH/8051AH
- Extended temperature range with frequency from 3,5 to 10 MHz:
  - 40 to + 85  $^{\circ}$ C MAF8052AH
  - 40 to + 100  $^{\circ}$ C MAF80A52AH

#### PACKAGE OUTLINES

MAB8032/52AHP: 40-lead DIL, plastic (SOT129).  
MAF8032AH/52AH/A32AH/A52AHP: 40-lead DIL, plastic (SOT129).  
MAB/MAF8032/52AHWP/A32/A52AHWP: 44-lead plastic leaded chip carrier (PLCC); (SOT187 'pedestal' or SOT187AA 'pocket' versions, these are interchangeable).




Fig. 1 Block diagram.

FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### GENERAL DESCRIPTION

The MAB80XXH family of single-chip 8-bit microcontrollers is fabricated in NMOS. Three interchangeable (pin compatible) versions are available:

- MAB8048H: 1 K bytes mask-programmed ROM, 64 bytes RAM
- MAB8035HL: ROM-less version of the MAB8048H
- MAB8049H: 2 K bytes mask-programmed ROM, 128 bytes RAM
- MAB8039HL: ROM-less version of the MAB8049H
- MAB8050H: 4 K bytes mask-programmed ROM, 256 bytes RAM
- MAB8040HL: ROM-less version of the MAB8050H

These microcontrollers are designed to be efficient control processors as well as arithmetic processors. Their instruction set allows the user to directly set and reset individual I/O lines as well as test individual bits within the accumulator. A large variety of branch and table look-up instructions enable efficient implementation of standard logic functions. Code efficiency is high; over 70% of the instructions are single byte; all others are two byte.

An on-chip 8-bit counter is provided, which can count either machine cycles ( $\pm 32$ ) or external events. The counter can be used to generate an interrupt to the processor.

Program and data memories plus input/output capabilities can be expanded using standard TTL compatible memories and logic. For more detailed information see the 'single-chip 8-bit microcontrollers' user manual.

### Features

- 8-bit CPU, ROM, RAM and I/O
- 8-bit counter/timer
- On-chip oscillator and clock driver circuits
- Single-level interrupts: external and counter/timer
- 17 internal registers: accumulator, 16 addressable registers
- Over 90 instructions: 70% single byte
- All instructions 1 or 2 cycles
- Easily expandable memory and 27 I/O lines
- TTL compatible inputs and outputs
- Single 5 V supply
- Standard and extended temperature ranges (see Table 5):
  - MAB80XX: 0 to +70 °C
  - MAF80XX: -40 to +85 °C
  - MAF80AXX: -40 to +110 °C

### Applications

- Peripheral interfaces and controllers
- Test and measuring instruments
- Sequencers
- Modems and data enciphering
- Environmental control systems
- Audio/video systems

### PACKAGE OUTLINES

All versions: with type no. suffix P (see Table 5): 40-lead DIL; plastic (SOT129).  
MAB8035/8048/8039/8049H/HLWP : 44-lead PLCC; plastic leaded chip-carrier  
'pocket' version (SOT 187AA).  
'pedestal' version (SOT187).




Fig. 1 Block diagram.



FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### DESCRIPTION

The MAB84X1 family of microcontrollers is fabricated in NMOS. The family consists of 5 devices:

- MAB8401 — 128 bytes RAM, external program memory, with 8-bit LED-driver (10mA), emulation of MAB/F8422/42\* possible
- MAB/MAF8411 — 1K byte ROM/64 bytes RAM plus 8-bit LED-driver
- MAB/MAF8421 — 2K bytes ROM/64 bytes RAM plus 8-bit LED-driver
- MAB/MAF8441 — 4K bytes ROM/128 bytes RAM plus 8-bit LED-driver
- MAB/MAF8461 — 6K bytes ROM/128 bytes RAM plus 8-bit LED-driver

Each version has 20 quasi-bidirectional I/O port lines, one serial I/O line, one single-level vectored interrupt, an 8-bit timer/event counter and on-board clock oscillator and clock circuits. Two 20-pin versions, MAB/F8422 and MAB/F8442\* are also available.

This microcontroller family is designed to be an efficient controller as well as an arithmetic processor. The instruction set is based on that of the MAB8048. The microcontrollers have extensive bit handling abilities and facilities for both binary and BCD arithmetic.

For detailed information see the "8-bit Single-chip Microcontrollers user manual".

\* See data sheet on MAB/F8422/42.

### Features

- 8-bit: CPU, ROM, RAM and I/O in a single 28-lead DIL package
- 1K, 2K, 4K or 6K ROM bytes plus a ROM-less version
- 64 or 128 RAM bytes
- 20 quasi-bidirectional I/O port lines
- Two testable inputs: one of which can be used to detect zero cross-over, the other is also the external interrupt input
- Single level vectored interrupts: external, timer/event counter, serial I/O
- Serial I/O that can be used in single or multi-master systems (serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Internal oscillator, generated with inductor, crystal, ceramic resonator or external source
- Over 80 instructions (based on MAB8048) all of 1 or 2 cycles
- Single 5 V power supply ( $\pm 10\%$ )
- Operating temperature ranges:

0 to + 70 °C	MAB84X1 family
-40 to + 85 °C	MAF84X1 family only
-40 to + 110 °C	MAF84AX1 family only

### PACKAGE OUTLINES

MAB8401B: 28-lead 'Piggy-back' package (with up to 28-pin EPROM on top).

MAB8401WP: 68-lead plastic leaded chip-carrier (PLCC) (SOT188).

MAB/MAF8411/21/41/61P: 28-lead DIL; plastic (SOT117).

MAF84A11/21/41/61P: 28-lead DIL; plastic (SOT117).

MAB8411/21/41/61T: 28-lead mini-pack; plastic (SO28; SOT163A).

**MAB84X1  
MAF84X1  
MAF84AX1  
FAMILY**




Fig. 4a Block diagram of the MAB84X1 family.




Fig. 4b Replacement for dotted part in Fig. 4a for the MAB8401WP bond-out version.




Fig. 4c Replacement of dotted part in Fig. 4a for the MAB8401B 'Piggy-back' version.





FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### DESCRIPTION

The MAB8422/8442 is a high-performance microcontroller incorporating dedicated hardware, memory capacity and I/O lines. This dedication means a microcontroller can be economically installed in high-volume products where its main function is control.

The MAB8422/8442 is a 20 pin, single-chip 8-bit microcontroller that has been developed from the 28 pin MAB8421/8441 microcontrollers. The versions are:

- MAB8422 - 2K x 8 ROM/64 bytes RAM
- MAB8442 - 4K x 8 ROM/128 bytes RAM

Each version has 15 I/O port lines comprising one 8-bit parallel port (P0), one 2-bit parallel port (P1.0 and P1.1 that are shared with the serial I/O lines SDA and SCL), one 3-bit parallel port (P2.0 - P2.2) and two input lines (INT/T0 and T1).

The serial I/O interface is I<sup>2</sup>C compatible and therefore the MAB8422/8442 can operate as a slave or a master in single and multi-master systems. Conversion from parallel to serial data when transmitting, and vice versa when receiving, is done mainly in software. There is a minimum of hardware for the serial I/O implemented. This hardware is controlled by the status of the SDA and SCL lines and can be read or written under software control. Standard software for I<sup>2</sup>C-bus control is available upon request. For detailed information see the user manual 'Single-chip 8-bit microcontrollers'.

### Features

- 8-bit: CPU, ROM, RAM and I/O
- 20 pin package
- MAB8422: 2K x 8 ROM/64 bytes RAM
- MAB8442: 4K x 8 ROM/128 bytes RAM
- 13 quasi-bidirectional I/O port lines
- Two testable inputs T1 and  $\overline{\text{INT}}/\text{T0}$
- High current output on P0 ( $I_{OL} = 10 \text{ mA}$  at  $V_{OL} = 1 \text{ V}$ )
- One interrupt line combined with the testable input line  $\overline{\text{INT}}/\text{T0}$
- Single-level interrupts: external, timer/event counter, serial I/O
- I<sup>2</sup>C-compatible serial I/O that can be used in single or multi-master systems (serial I/O data and clock via P1.0 and P1.1 port lines, respectively)
- 8-bit programmable timer/event counter
- Internal oscillator, generated with inductor, crystal, ceramic resonator or external source
- Over 80 instructions (based on MAB8048)
- All instructions 1 or 2 cycles, cycle time dependent on oscillator frequency
- Single power supply
- Operating temperature ranges:     0 to +70 °C (MAB84X2)  
  -40 to +85 °C (MAF84X2)  
  -40 to +110 °C (MAF84AX2)

### PACKAGE OUTLINES

MAB/MAF84X2, MAF84AX2: 20-lead DIL; plastic (SOT146).




Fig. 1 Block diagram of the MAB8422/8442.

# NE5150/5151/5152

## Triple 4-Bit RGB D/A Converter With and Without Memory

### Product Specification

#### DESCRIPTION

The NE5150/5151/5152 are triple 4-bit DACs intended for use in graphic display systems. They are a high performance — yet cost effective — means of interfacing digital memory and a CRT. The NE5150/5152 are single integrated circuit chips containing special input buffers, an ECL static RAM, high-speed latches, and three 4-bit DACs. The input buffers are user-selectable as either ECL or TTL compatible for the NE5150. The NE5152 is similar to the NE5150, but is TTL compatible only, and operates off of a single +5V supply. The RAM is organized as  $16 \times 12$ , so that 16 "color words" can be down-loaded from the pixel memory into the chip memory. Each 12-bit word represents 4 bits of red, 4 bits of green and 4 bits of blue information. This system gives 4096 possible colors. The RAM is fast enough to completely reload during the horizontal retrace time. The latches resynchronize the digital data to the DACs to prevent glitches. The DACs include all the composite video functions to make the output waveforms meet RS-170 and RS-343 standards, and produce  $1V_{P-P}$  into  $75\Omega$ . The composite functions (reference white, bright, blank, and sync) are latched to prevent screen-edge distortions generally found on "video DACs." External components are kept to an absolute minimum (bypass capacitors only as needed) by including all reference generation circuitry and termination resistors on-chip, by building in

high-frequency PSRR (eliminating separate  $V_{EE}$ s and costly power supplies and filtering), and by using a single-ended clock. The guaranteed maximum operating frequency for the NE5150/5152 is 110MHz over the commercial temperature range. The devices are housed in a standard 24-pin package and consume less than 1W of power.

The NE5151 is a simplified version of the NE5150, including all functions except the memory. Maximum operating frequency is 150MHz.

#### FEATURES

- Single-chip
- On-board ECL static RAM
- 4096 colors
- ECL and TTL compatible
- 110MHz update rate (NE5150, 5152)
- 150MHz update rate (NE5151)
- Low power and cost
- Drives  $75\Omega$  cable directly
- Internal reference
- 40dB PSRR
- No external components necessary


#### APPLICATIONS

- Bit-mapped graphics
- Super high-speed DAC
- Home computers
- Raster-scan displays

#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
24-Pin Ceramic DIP	0°C to +70°C	NE5150F
24-Pin Ceramic DIP	0°C to +70°C	NE5151F
24-Pin Ceramic DIP	0°C to +70°C	NE5152F
24-Pin Plastic SOL	0°C to +70°C	NE5152D


#### PIN CONFIGURATIONS



# Triple 4-Bit RGB D/A Converter With and Without Memory

## NE5150/5151/5152

### BLOCK DIAGRAMS



# Triple 4-Bit RGB D/A Converter

## With and Without Memory

NE5150/5151/5152

**ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RATING	UNIT
$T_A$ $T_{STG}$	Temperature range	0 to +70	°C
	Operating Storage	-65 to +150	°C
$V_{CC}$ $V_{EE}$	Power supply	7.0 -7.0	V V
	Logic levels		
	TTL-high	5.5	V
	TTL-low	-0.5	V
	ECL-high	0.0	V
	ECL-low	0 to $V_{EE}$	V

**DC ELECTRICAL CHARACTERISTICS**  $V_{CC} = +5V$  (TTL), 0V (ECL),  $V_{EE} = -5V$ ,  $0^\circ C < T_A < +70^\circ C$ , for NE5150/5151;  
 $V_{CC} = +5V$  (TTL), GND = 0V for NE5152, unless otherwise noted.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
	Resolution	4			bits
	Monotonicity	4			bits
NL	Non-linearity		$\pm 1/16$	$\pm 1/2$	LSB
DNL	Differential non-linearity		$\pm 1/8$	$\pm 1$	LSB
	Offset error (25°C) [1111] (BRT = 1)		$-1/5$	$\pm 1$	LSB
	Gain error (25°C) [0000] (BRT = 1)		$\pm 1/2$	$\pm 1$	LSB
$V_{CC}$	Positive power supply (TTL mode) (NE5150) (TTL mode) (NE5151) (ECL mode)	4.5	5.0	5.5	V
		4.75	5.0	5.5	V
		-0.1	0.0	0.1	V
$V_{EE}$	Negative power supply (TTL or ECL mode) (NE5150/5151)	-4.75	-5.0	-5.5	V
$I_{CC}$	Positive supply current (NE5150/5151) (NE5152)		15	25	mA
			175	210	mA
$I_{EE}$	Negative supply current (NE5150) (NE5151)		175	210	mA
			145	175	mA
	Analog voltage range (ZS to FS)		603		mV
	Gain tracking (any two channels)			$\pm 1/4$	LSB
LSB	Least significant bit		40.2		mV
EWH	Enhanced white level (25°C) <sup>2</sup>		0		mV
BS	Bright shift (25°C)(0 to 1)		71.4		mV
EBL	Enhanced blanking level (25°C) <sup>2</sup>		-674		mV
ESY	Enhanced sync level (25°C) <sup>2</sup>		-960		mV
$R_O$	Output resistance (25°C)	67.5	75.0	82.5	$\Omega$
$V_{IH}$	TTL logic input high	2.0			V
$V_{IL}$	TTL logic input low			0.8	V
$I_{IH}$	TTL logic high input current ( $V_{IN} = 2.4V$ )			20	$\mu A$
$I_{IL}$	TTL logic low input current ( $V_{IN} = 0.4V$ )			-1.6	mA
$V_{IH}$	ECL logic input high	-1.045			V
$V_{IL}$	ECL logic input low			-1.48	V
$I_{IH}$	ECL logic high input current ( $V_{IN} = -0.8V$ )			-1.0	mA
$I_{IL}$	ECL logic low input current ( $V_{IN} = -1.8V$ )			-1.0	mA

# Triple 4-Bit RGB D/A Converter With and Without Memory

## NE5150/5151/5152

**TEMPERATURE CHARACTERISTICS**  $V_{CC} = +5V$  (TTL),  $0V$  (ECL),  $V_{EE} = -5V$ ,  $0^{\circ}C < T_A < +70^{\circ}C$ , for NE5150/5151;  
 $V_{CC} = +5V$  (TTL),  $GND = 0V$  for NE5152, unless otherwise noted.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
	Offset TC <sup>1</sup>		± 50	± 100	ppm/°C
	Gain TC <sup>1</sup>		± 70	± 200	ppm/°C
	Gain Tracking TC (any two channels)		± 20	± 50	ppm/°C
	Enhanced white level TC <sup>1</sup>		± 50	± 100	ppm/°C
	Bright shift TC		± 70	± 200	ppm/°C
	Enhanced blanking level TC		± 100	± 300	ppm/°C
	Enhanced sync level TC		± 100	± 300	ppm/°C
	Output resistance TC		+ 1000	+ 2000	ppm/°C

**NOTES:**

1. Normalized to full-scale (603mV).
2. With respect to [1111] (BRT = 1).

**AC ELECTRICAL CHARACTERISTICS**  $V_{CC} = +5V$  (TTL),  $0V$  (ECL),  $V_{EE} = -5V$ ,  $0^{\circ}C < T_A < +70^{\circ}C$ , for NE5150/5151;  
 $V_{CC} = +5V$  (TTL),  $GND = 0V$  for NE5152, unless otherwise noted.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
$f_{MAX}$	Maximum operating frequency (NE5150/5152)	110			MHz
$t_{WAS}$	Write address setup (NE5150/5152)	0			ns
$t_{WAH}$	Write address hold (NE5150/5152)	0			ns
$t_{WDS}$	Write data setup (NE5150/5152)	4			ns
$t_{WDH}$	Write data hold (NE5150/5152)	2			ns
$t_{WEW}$	Write enable pulse width (NE5150/5152)	3			ns
$t_{RCS}$	Read composite <sup>1</sup> setup (NE5150/5152)	3			ns
$t_{RCH}$	Read composite <sup>1</sup> hold (NE5150/5152)	2			ns
$t_{RAS}$	Read address setup (NE5150/5152)	3			ns
$t_{RAH}$	Read address hold (NE5150/5152)	2			ns
$t_{RSW}$	Read strobe pulse width (NE5150/5152)	3			ns
$t_{RDD}$	Read DAC delay (NE5150/5152)		8		ns
$f_{MAX}$	Maximum operating frequency (NE5151)	150			MHz
$t_{CS}$	Composite <sup>1</sup> setup (NE5151)	3			ns
$t_{CH}$	Composite <sup>1</sup> hold (NE5151)	2			ns
$t_{DS}$	Data-bits setup (NE5151)	1			ns
$t_{DH}$	Data-bits hold (NE5151)	5			ns
$t_{SW}$	Strobe pulse width (NE5151)	3			ns
$t_{DD}$	DAC delay (NE5151)		8		ns
$t_R$	DAC rise time (10 – 90%)		3		ns
$t_S$	DAC full-scale settling time <sup>2</sup>		10		ns
$C_{OUT}$	Output capacitance (each DAC)		10		pF
SR	Slew rate		200		V/μs

# Triple 4-Bit RGB D/A Converter With and Without Memory

NE5150/5151/5152

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
GE	Glitch energy			30	pV-s
PSRR <sup>3</sup>	Power supply rejection ratio (to red, green or blue outputs)				
	V <sub>EE</sub> at 1kHz		43		dB
	V <sub>EE</sub> at 10MHz		28		dB
	V <sub>EE</sub> at 50MHz		14		dB
	V <sub>CC</sub> at 1kHz		80		dB
	V <sub>CC</sub> at 10MHz		50		dB
	V <sub>CC</sub> at 50MHz		36		dB

**NOTES:**

1. Composite implies any of the WHITE, BRIGHT, BLANK or SYNC signals.
2. Setting to  $\pm 1/2$  LSB, measured from STROBE 50% point (rising edge). This time includes the delay through the strobe input buffer and latch.
3. Listed PSRR is for the NE5150/51. The NE5152 PSRR specs are identical to the V<sub>EE</sub> numbers in the table.

**NE5150 PIN DESCRIPTION**

Write enable inputs use negative-true logic while all other inputs are positive-true. All inputs operate synchronously with the positive edge-triggered strobe input. When V<sub>CC</sub> is taken high (5V), all inputs are TTL compatible. When V<sub>CC</sub> is grounded, all inputs are ECL compatible. All DACs are complementary, so that all ones is the highest absolute voltage and all zeroes is the lowest. All ones is called zero-scale (ZS) and all zeroes is called full-scale (FS). The analog output voltage is approximately 0V (ZS) to -1V (SYNC).

Pins 1, 24, 23, 22: **DATA** bits D0 (MSB) through D3, used to input digital information to the memory during the write phase. During this phase, the data bits are presented to the internal latches (noninverted) and the DACs will output the analog equivalent of the stored word, unless overridden by WHITE, BLANK or SYNC.

Pins 5, 4, 3, 2: **ADDRESS** lines A0 (MSB) through A3, used for selecting a memory address to write to or read from.

Pin 7: **WHITE** command. Presets the latches to all ones [1111] and outputs 0V absolute on all DACs. Can be modified to -71mV absolute when BRIGHT is taken low. Will be overridden by either a BLANK or SYNC command.

Pin 8: **BRIGHT** command. A low input here turns on an additional -71mV (10 IRE unit) switch, shifting all other levels downward. Not overridden by any other input.

Pin 9: **BLANK** command. Presets the latches to all zeroes [0000] and turns on an additional -71mV (10 IRE unit) switch. Absolute output is -671mV. Can be modified another -71mV to -742mV absolute when BRIGHT is taken low. Will override WHITE, and will be overridden by SYNC.

Pin 10: **SYNC** command. Presets the latches to all zeroes [0000] and turns on the BLANK switch. Additionally turns on a -286mV (40 IRE unit) switch in the green channel only. Absolute output is -671mV for the red and blue channels, and -957mV for the green channel. All levels can be shifted -71mV by taking BRIGHT low. Overrides WHITE and BLANK.

Pins 11, 13, 15: **GREEN, RED, BLUE**. Analog outputs with 75 $\Omega$  internal termination resistors. Can directly drive 75 $\Omega$  cable and should be terminated at the display end of the line with 75 $\Omega$ . Output voltage range is approximately 0V to -1V, independent of whether the digital inputs are ECL or TTL compatible. All outputs are simultaneously affected by the WHITE, BLANK or BRIGHT commands. Only the GREEN channel carries SYNC information.

**NOTE:**

There are 100 IRE units from WHITE to BLANK. One IRE unit is approximately 7.1mV. Full-scale is 90 IRE units and 10 IRE units is  $1/9$  of full-scale (e.g., BRIGHT function).

Pins 19, 20, 21: **WRITE<sub>E</sub>, WRITE<sub>R</sub>, WRITE<sub>G</sub>**. Write enable commands for each of the three  $16 \times 4$  memories. When all write commands are high, then the READ operation is selected. This is the normal display mode. To write data into memory, the write enable pin is taken low. Data D0-D3 will be written into address A0-A3 of each memory when its corresponding write enable pin goes low.

Pin 17: **STROBE**. The strobe signal is the main system clock and is used for resynchronizing digital signals to the DACs. Preventing data skew eliminates glitches which would otherwise become visible color distortions on a CRT display. The strobe command has no special drive requirements and is TTL or ECL compatible.

Pins 12, 16: **AGND, DGND**. Both Analog and Digital ground carry a maximum of approximately 100mA of DC current. For proper operation, the difference voltage between AGND and DGND should be no greater than 50mV, preferably less.


Pin 14: **V<sub>EE</sub>**. The negative power supply is the main chip power source. V<sub>CC</sub> is only used for TTL input buffers. As is usual, good bypassing techniques should be used. The chip itself has a good deal of power supply rejection — well up into the VHF frequency range — so no elaborate power supply filtering is necessary.

Pin 18: **NC**. This unused pin should be tied high or low.

# Triple 4-Bit RGB D/A Converter With and Without Memory

## NE5150/5151/5152


### NE5150/5152 TIMING DIAGRAMS



### NE5151 PIN DESCRIPTION AND TIMING DIAGRAM

The eleven digital inputs D0 – D3, A0 – A3, WRITE <sub>G/R/B</sub>, and the unused Pin 18 of the NE5150 are replaced in the NE5151 with the three 4-bit DAC digital inputs G0 – G3, R0 – R3, and B0 – B3. All other pin functions (e.g., composite functions, power supplies, strobe, etc.) are identical to the NE5150.

### NE5151 TIMING DIAGRAM



### NE5152 PIN DESCRIPTION

The NE5152 is a TTL-compatible-only version of the NE5150, operating off of a single +5V supply. V<sub>CC</sub> Pins 6, 12 and 16 should be connected to +5V and Pin 14 to 0V. DAC output is referenced to V<sub>CC</sub>.

### NE5150/NE5151/NE5152 LOGIC TABLE

SYNC	BLANK	WHITE	BRIGHT	DATA	ADDRESS	OUTPUT <sup>3</sup>	CONDITION
1	X	X	0	X	X	-1031mV	SYNC <sup>1</sup>
1	X	X	1	X	X	-960mV	Enhanced SYNC <sup>1</sup>
0	1	X	0	X	X	-746mV	BLANK
0	1	X	1	X	X	-674mV	Enhanced BLANK
0	0	1	0	X	X	-71mV	WHITE
0	0	1	1	X	X	0mV	Enhanced WHITE
0	0	0	0	[0000]	Note 2	-674mV	BLACK (FS)
0	0	0	1	[0000]	Note 2	-603mV	Enhanced BLACK (EFS)
0	0	0	0	[1111]	Note 2	-71mV	WHITE (ZS)
0	0	0	1	[1111]	Note 2	0mV	Enhanced WHITE (EZS)

**NOTES:**


- Green channel output only. RED and BLUE will output BLANK or Enhanced BLANK under these conditions.
- For the NE5150/5152 the DATA column represents the memory data accessed by the specific address. For the NE5151, the DATA is the direct digital inputs.
- Note output voltages in Logic Table are referenced to V<sub>CC</sub> for the NE5152 only.



**Triple 4-Bit RGB D/A Converter  
With and Without Memory**

**NE5150/5151/5152**

**COMPOSITE VIDEO WAVEFORM**





# NE5592

## Video Amplifier

### Product Specification

#### DESCRIPTION

The NE5592 is a dual monolithic, two-stage, differential output, wideband video amplifier. It offers a fixed gain of 400 without external components and an adjustable gain from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high-pass, low-pass, or band-pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display, video recorder systems, and floppy disk head amplifiers.


#### FEATURES

- 110MHz unity gain bandwidth
- Adjustable gain from 0 to 400
- Adjustable pass band
- No frequency compensation required
- Wave shaping with minimal external components

#### APPLICATIONS

- Floppy disk head amplifier
- Video amplifier
- Pulse amplifier in communications
- Magnetic memory
- Video recorder systems


#### PIN CONFIGURATION



#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
14-Pin Plastic DIP	0 to 70°C	NE5592N
14-Pin SO package	0 to 70°C	NE5592D

#### EQUIVALENT CIRCUIT



## Video Amplifier

NE5592

**ABSOLUTE MAXIMUM RATINGS**  $T_A = 25^\circ\text{C}$ , unless otherwise specified.

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	$\pm 8$	V
$V_{IN}$	Differential input voltage	$\pm 5$	V
$V_{CM}$	Common mode Input voltage	$\pm 6$	V
$I_{OUT}$	Output current	10	mA
$T_A$	Operating temperature range NE5592	0 to +70	$^\circ\text{C}$
$T_{STG}$	Storage temperature range	-65 to +150	$^\circ\text{C}$
$P_D \text{ MAX}$	Maximum power dissipation, $T_A = 25^\circ\text{C}$ (still air) <sup>1</sup> D package N package	1.03 1.48	W W

**NOTE:**

- Derate above  $25^\circ\text{C}$  at the following rates:  
D package  $8.3\text{mW}/^\circ\text{C}$   
N package  $11.9\text{mW}/^\circ\text{C}$

**DC ELECTRICAL CHARACTERISTICS**  $T_A = +25^\circ\text{C}$ ,  $V_{SS} = \pm 6\text{V}$ ,  $V_{CM} = 0$ , unless otherwise specified. Recommended operating supply voltage is  $V_S = \pm 6.0\text{V}$ , and gain select pins are connected together.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			Min	Typ	Max	
$A_{VOL}$	Differential voltage gain	$R_L = 2\text{k}\Omega$ , $V_{OUT} = 3V_{P-P}$	400	480	600	V/V
$R_{IN}$	Input resistance		3	14		$\text{k}\Omega$
$C_{IN}$	Input capacitance			2.5		$\text{pF}$
$I_{OS}$	Input offset current			0.3	3	$\mu\text{A}$
$I_{BIAS}$	Input bias current			5	20	$\mu\text{A}$
	Input noise voltage	BW 1kHz to 10MHz		4		$\text{nV}/\sqrt{\text{Hz}}$
$V_{IN}$	Input voltage range		$\pm 1.0$			V
CMRR	Common-mode rejection ratio	$V_{CM} \pm 1\text{V}$ , $f < 100\text{kHz}$ $V_{CM} \pm 1\text{V}$ , $f = 5\text{MHz}$	60	93 87		dB dB
PSRR	Supply voltage rejection ratio	$\Delta V_S = \pm 0.5\text{V}$	50	85		dB
	Channel separation	$V_{OUT} = 1V_{P-P}$ ; $f = 100\text{kHz}$ (output referenced) $R_L = 1\text{k}\Omega$	65	70		dB
$V_{OS}$	Output offset voltage gain select pins open	$R_L = \infty$ $R_L = \infty$		0.5 0.25	1.5 0.75	V V
$V_{CM}$	Output common-mode voltage	$R_L = \infty$	2.4	3.1	3.4	V
$V_{OUT}$	Output differential voltage swing	$R_L = 2\text{k}\Omega$	3.0	4.0		V
$R_{OUT}$	Output resistance			20		$\Omega$
$I_{CC}$	Power supply current (total for both sides)	$R_L = \infty$		35	44	mA

## Video Amplifier

NE5592

**DC ELECTRICAL CHARACTERISTICS**  $V_{SS} = \pm 6V$ ,  $V_{CM} = 0$ ,  $0^\circ C \leq T_A \leq 70^\circ C$ , unless otherwise specified. Recommended operating supply voltage is  $V_S = \pm 6.0V$ , and gain select pins are connected together.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			Min	Typ	Max	
$A_{VOL}$	Differential voltage gain	$R_L = 2k\Omega$ , $V_{OUT} = 3V_{P-P}$	350	430	600	V/V
$R_{IN}$	Input resistance		1	11		$k\Omega$
$I_{OS}$	Input offset current				5	$\mu A$
$I_{BIAS}$	Input bias current				30	$\mu A$
$V_{IN}$	Input voltage range		$\pm 1.0$			V
CMRR	Common-mode rejection ratio	$V_{CM} \pm 1V$ , $f < 100kHz$ $R_S = \phi$	55			dB
PSRR	Supply voltage rejection ratio	$\Delta V_S = \pm 0.5V$	50			dB
	Channel separation	$V_{OUT} = 1V_{P-P}$ ; $f = 100kHz$ (output referenced) $R_L = 1k\Omega$		70		dB
$V_{OS}$	Output offset voltage gain select pins connected together	$R_L = \infty$			1.5	V
	gain select pins open	$R_L = \infty$			1.0	V
$V_{OUT}$	Output differential voltage swing	$R_L = 2k\Omega$	2.8			V
$I_{CC}$	Power supply current (total for both sides)	$R_L = \infty$			47	mA

**AC ELECTRICAL CHARACTERISTICS**  $T_A = +25^\circ C$ ,  $V_{SS} = \pm 6V$ ,  $V_{CM} = 0$ , unless otherwise specified. Recommended operating supply voltage  $V_S = \pm 6.0V$ . Gain select pins connected together.


SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNITS
			Min	Typ	Max	
BW	Bandwidth	$V_{OUT} = 1V_{P-P}$		25		MHz
$t_R$	Rise time			15	20	ns
$t_{PD}$	Propagation delay	$V_{OUT} = 1V_{P-P}$		7.5	12	ns

# Video Amplifier

# NE5592


## TYPICAL PERFORMANCE CHARACTERISTICS

**Common-Mode Rejection Ratio as a Function of Frequency**




OP185805

**Output Voltage Swing as a Function of Frequency**




OP185905

**Channel Separation as a Function of Frequency**




OP186005

**Differential Overdrive Recovery Time**




OP186105

**Pulse Response as a Function of Supply Voltage**




OP186205

**Pulse Response as a Function of Temperature**




OP186305

**Voltage Gain as a Function of Temperature**




OP186405

**Gain vs Frequency as a Function of Temperature**



OP186505

**Voltage Gain as a Function of Supply Voltage**




OP186605


# Video Amplifier

# NE5592


## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




OP186705




OP186805




OP186905




OP187005




OP187105




OP187205



OP187305



OP187405




OP187505

# Video Amplifier

# NE5592

**TEST CIRCUITS**  $T_A = 25^\circ\text{C}$ , unless otherwise specified.





# NE/SA5204

## Wide-band High-Frequency Amplifier

### Product Specification

#### DESCRIPTION

The NE/SA5204 is a high-frequency amplifier with a fixed insertion gain of 20dB. The gain is flat to  $\pm 0.5$ dB from DC to 200MHz. The  $-3$ dB bandwidth is greater than 350MHz. This performance makes the amplifier ideal for cable TV applications. The NE/SA5204 operates with a single supply of 6V, and only draws 25mA of supply current, which is much less than comparable hybrid parts. The noise figure is 4.8dB in a  $75\Omega$  system and 6dB in a  $50\Omega$  system.

The NE/SA5204 is a relaxed version of the NE5205. Minimum guaranteed bandwidth is relaxed to 350MHz and the "S" parameter Min/Max limits are specified as typical only.

Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/SA5204 solves these problems by incorporating a wideband amplifier on a single monolithic chip.

The part is well matched to 50 or  $75\Omega$  input and output impedances. The standing wave ratios in 50 and  $75\Omega$  systems do not exceed 1.5 on either the input or output over the entire DC to 350MHz operating range.

Since the part is a small, monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8-pin small-outline (SO) package to further reduce parasitic effects.

#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
8-Pin Plastic DIP	0 to $+70^\circ\text{C}$	NE5204N
	$-40$ to $+85^\circ\text{C}$	SA5204N
8-Pin Plastic SO package	0 to $+70^\circ\text{C}$	NE5204D
	$-40$ to $+85^\circ\text{C}$	SA5204D


No external components are needed other than AC-coupling capacitors because the NE/SA5204 is internally compensated and matched to 50 and  $75\Omega$ . The amplifier has very good distortion specifications, with second and third-order intermodulation intercepts of  $+24$ dBm and  $+17$ dBm, respectively, at 100MHz.

The part is well matched for  $50\Omega$  test equipment such as signal generators, oscilloscopes, frequency counters, and all kinds of signal analyzers. Other applications at  $50\Omega$  include mobile radio, CB radio, and data/video transmission in fiber optics, as well as broadband LANs and telecom systems. A gain greater than 20dB can be achieved by cascading additional NE/SA5204s in series as required, without any degradation in amplifier stability.

#### FEATURES

- **Bandwidth (min.)**  
200 MHz,  $\pm 0.5$ dB  
350 MHz,  $-3$ dB
- **20dB insertion gain**
- **4.8dB (6dB) noise figure**  
 $Z_0 = 75\Omega$  ( $Z_0 = 50\Omega$ )
- **No external components required**
- **Input and output impedances matched to  $50/75\Omega$  systems**
- **Surface-mount package available**
- **Cascadable**

#### PIN CONFIGURATION



#### APPLICATIONS

- **Antenna amplifiers**
- **Amplified splitters**
- **Signal generators**
- **Frequency counters**
- **Oscilloscopes**
- **Signal analyzers**
- **Broadband LANs**
- **Networks**
- **Modems**
- **Mobile radio**
- **Security systems**
- **Telecommunications**

# Wide-band High-Frequency Amplifier

NE/SA5204


## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	9	V
$V_{IN}$	AC input voltage	5	$V_{P-P}$
$T_A$	Operating ambient temperature range NE grade SA grade	0 to +70	$^{\circ}C$
		-40 to +85	$^{\circ}C$
$P_{DMAX}$	Maximum power dissipation <sup>1, 2</sup> $T_A = 25^{\circ}C$ (still-air) N package D package	1160	mW
		780	mW
$T_J$	Junction temperature	150	$^{\circ}C$
$T_{STG}$	Storage temperature range	-55 to +150	$^{\circ}C$
$T_{SOLD}$	Lead temperature (soldering 60s)	300	$^{\circ}C$

**NOTES:**

- Derate above  $25^{\circ}C$ , at the following rates  
N package at  $9.3mW/^{\circ}C$   
D package at  $6.2mW/^{\circ}C$ .
- See "Power Dissipation Considerations" section.

## EQUIVALENT SCHEMATIC



TC08490S

## Wide-band High-Frequency Amplifier

NE/SA5204

**DC ELECTRICAL CHARACTERISTICS** at  $V_{CC} = 6V$ ,  $Z_S = Z_L = Z_O = 50\Omega$  and  $T_A = 25^\circ C$ , in all packages, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
$V_{CC}$	Operating supply voltage range	Over temperature	5		8	V
$I_{CC}$	Supply current	Over temperature	19	24	31	mA
S21	Insertion gain	$f = 100MHz$ , over temperature	16	19	22	dB
S11	Input return loss	$f = 100MHz$		25		dB
		DC -550MHz		12		dB
S22	Output return loss	$f = 100MHz$		27		dB
		DC -550MHz		12		dB
S12	Isolation	$f = 100MHz$		-25		dB
		DC -550MHz		-18		dB
BW	Bandwidth	$\pm 0.5dB$	200	350		MHz
BW	Bandwidth	-3dB	350	550		MHz
	Noise figure (75 $\Omega$ )	$f = 100MHz$		4.8		dB
	Noise figure (50 $\Omega$ )	$f = 100MHz$		6.0		dB
	Saturated output power	$f = 100MHz$		+7.0		dBm
	1dB gain compression	$f = 100MHz$		+4.0		dBm
	Third-order intermodulation intercept (output)	$f = 100MHz$		+17		dBm
	Second-order intermodulation intercept (output)	$f = 100MHz$		+24		dBm
$t_R$	Rise time			5		ps
	Propagation delay			5		ps




Figure 1. Supply Current vs Supply Voltage










Figure 2. Noise Figure vs Frequency







# Wide-band High-Frequency Amplifier

# NE/SA5204



# Wide-band High-Frequency Amplifier

## NE/SA5204



## Wide-band High-Frequency Amplifier

NE/SA5204

## THEORY OF OPERATION

The design is based on the use of multiple feedback loops to provide wide-band gain together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 15, the gain is set primarily by the equation:

$$\frac{V_{OUT}}{V_{IN}} = (R_{F1} + R_{E1})/R_{E1} \quad (1)$$

which is series-shunt feedback. There is also shunt-series feedback due to  $R_{F2}$  and  $R_{E2}$  which aids in producing wide-band terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance,  $R_{E1}$  and the base resistance of  $Q_1$  are kept as low as possible, while  $R_{F2}$  is maximized.

The noise figure is given by the following equation:

$$NF = 10 \text{Log} \left\{ 1 + \frac{\left[ r_b + R_{E1} + \frac{KT}{2qI_{C1}} \right]}{R_0} \right\} \text{ dB} \quad (2)$$

where  $I_{C1} = 5.5 \text{mA}$ ,  $R_{E1} = 12 \Omega$ ,  $r_b = 130 \Omega$ ,  $KT/q = 26 \text{mV}$  at  $25^\circ\text{C}$  and  $R_0 = 50$  for a  $50 \Omega$  system and  $75$  for a  $75 \Omega$  system.

The DC input voltage level  $V_{IN}$  can be determined by the equation:

$$V_{IN} = V_{BE1} + (I_{C1} + I_{C3}) R_{E1} \quad (3)$$

where  $R_{E1} = 12 \Omega$ ,  $V_{BE} = 0.8 \text{V}$ ,  $I_{C1} = 5 \text{mA}$  and  $I_{C3} = 7 \text{mA}$  (currents rated at  $V_{CC} = 6 \text{V}$ ).

Under the above conditions,  $V_{IN}$  is approximately equal to  $1 \text{V}$ .

Level shifting is achieved by emitter-follower  $Q_3$  and diode  $Q_4$ , which provide shunt feedback to the emitter of  $Q_1$  via  $R_{F1}$ . The use of an emitter-follower buffer in this feedback loop essentially eliminates problems of shunt-feedback loading on the output. The value of  $R_{F1} = 140 \Omega$  is chosen to give the desired nominal gain. The DC output voltage  $V_{OUT}$  can be determined by:

$$V_{OUT} = V_{CC} - (I_{C2} + I_{C6}) R_2 \quad (4)$$

where  $V_{CC} = 6 \text{V}$ ,  $R_2 = 225 \Omega$ ,  $I_{C2} = 7 \text{mA}$  and  $I_{C6} = 5 \text{mA}$ .

From here, it can be seen that the output voltage is approximately  $3.3 \text{V}$  to give relatively equal positive and negative output swings. Diode  $Q_5$  is included for bias purposes to allow direct coupling of  $R_{F2}$  to the base of  $Q_1$ . The dual feedback loops stabilize the DC operating point of the amplifier.

The output stage is a Darlington pair ( $Q_6$  and  $Q_2$ ) which increases the DC bias voltage on the input stage ( $Q_1$ ) to a more desirable value, and also increases the feedback loop gain. Resistor  $R_0$  optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors  $L_1$  and  $L_2$  are bondwire and lead inductances which are roughly  $3 \text{nH}$ . These improve the high-frequency impedance matches at input and output by partially resonating with  $0.5 \text{pF}$  of pad and package capacitance.

## POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.

At the nominal supply voltage of  $6 \text{V}$ , the typical supply current is  $25 \text{mA}$  ( $30 \text{mA}$  max). For operation at supply voltages other than  $6 \text{V}$ , see Figure 1 for  $I_{CC}$  versus  $V_{CC}$  curves. The supply current is inversely proportional to temperature and varies no more than  $1 \text{mA}$  between  $25^\circ\text{C}$  and either temperature extreme. The change is  $0.1\%$  per  $^\circ\text{C}$  over the range.

The recommended operating temperature ranges are air-mount specifications. Better heat-sinking benefits can be realized by mounting the SO and N package bodies against the PC board plane.




Figure 15. Schematic Diagram

# Wide-band High-Frequency Amplifier

NE/SA5204

## PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5204 to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and  $V_{CC}$  pins on the package). The power supply should be decoupled with a capacitor as close to the  $V_{CC}$  pins as possible, and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the input and output should be AC-coupled.

This is because at  $V_{CC} = 6V$ , the input is approximately at 1V while the output is at 3.3V. The output must be decoupled into a low-impedance system, or the DC bias on the output of the amplifier will be loaded down, causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high-frequency chip capacitor directly to the input and output pins of the device. This circuit is shown in Figure 16. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.




Figure 16. Circuit Schematic for Coupling and Power Supply Decoupling

## SCATTERING PARAMETERS

The primary specifications for the NE5204 are listed as S-parameters. S-parameters are measurements of incident and reflected currents and voltages between the source, am-

plifier, and load as well as transmission losses. The parameters for a two-port network are defined in Figure 17.




Figure 17

# Wide-band High-Frequency Amplifier

# NE/SA5204




Figure 18




# Wide-band High-Frequency Amplifier

# NE/SA5204

Actual S-parameter measurements, using an HP network analyzer (model 8505A) and an HP S-parameter tester (models 8503A/B), are shown in Figure 18.

Values for Figure 20 are measured and specified in the data sheet to ease adaptation and comparison of the NE5204 to other high-frequency amplifiers. The most important parameter is  $S_{21}$ . It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:

$$Z_D = Z_{IN} = Z_{OUT} \text{ for the NE5204}$$



$$\therefore \frac{P_{OUT}}{P_{IN}} = \frac{\frac{V_{OUT}^2}{Z_D}}{\frac{V_{IN}^2}{Z_D}} = \frac{V_{OUT}^2}{V_{IN}^2} = P_1$$

$$P_1 = V_1^2$$

$P_1$  = Insertion Power Gain  
 $V_1$  = Insertion Voltage Gain

Measured value for the NE5204 =  $|S_{21}|^2 = 100$

$$\therefore P_1 = \frac{P_{OUT}}{P_{IN}} = |S_{21}|^2 = 100$$

$$\text{and } V_1 = \frac{V_{OUT}}{V_{IN}} = \sqrt{P_1} = S_{21} = 10$$

In decibels:

$$P_{1(dB)} = 10\text{Log } |S_{21}|^2 = 20\text{dB}$$

$$V_{1(dB)} = 20\text{Log } S_{21} = 20\text{dB}$$

$$\therefore P_{1(dB)} = V_{1(dB)} = S_{21(dB)} = 20\text{dB}$$

Also measured on the same system are the respective voltage standing-wave ratios. These are shown in Figure 19. The VSWR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:

$$\text{INPUT RETURN LOSS} = S_{11}\text{dB}$$

$$S_{11}\text{dB} = 20\text{Log } |S_{11}|$$

$$\text{OUTPUT RETURN LOSS} = S_{22}\text{dB}$$

$$S_{22}\text{dB} = 20\text{Log } |S_{22}|$$

$$\text{INPUT VSWR} = \frac{|1 + S_{11}|}{|1 - S_{11}|} \leq 1.5$$

$$\text{OUTPUT VSWR} = \frac{|1 + S_{22}|}{|1 - S_{22}|} \leq 1.5$$

## 1dB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1dB gain compression is a measurement of the output power level where the small-signal insertion gain magnitude decreases 1dB from its low power value. The decrease is due to non-linearities in the amplifier, an indication of the point of transition between small-signal operation and the large-signal mode.

The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily overdriven. This includes the sum of the power in all harmonics.

## INTERMODULATION INTERCEPT TESTS

The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure

20, which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1dB to 1dB slope. The second and third order products lie below the fundamentals and exhibit a 2:1 and 3:1 slope, respectively.

The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.

The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The second-order IMR is equal to the difference between the second-order intercept and the fundamental output level. The third-order IMR is equal to twice the difference between the third-order intercept and the fundamental output level. These are expressed as:

$$IP_2 = P_{OUT} + IMR_2$$

$$IP_3 = P_{OUT} + IMR_3/2$$

where  $P_{OUT}$  is the power level in dBm of each of a pair of equal level fundamental output signals,  $IP_2$  and  $IP_3$  are the second- and third-order output intercepts in dBm, and  $IMR_2$  and  $IMR_3$  are the second- and third-order intermodulation ratios in dB. The intermodulation intercept is an indicator of intermodulation performance only in the small-signal operating range of the amplifier. Above some output level which is below the 1dB compression point, the active device moves into large-signal operation. At this point, the intermodulation products no longer follow the straight-line output slopes, and the intercept description is no longer valid. It is therefore important to measure  $IP_2$  and  $IP_3$  at output levels well below 1dB compression. One must be care-




Figure 19. Input/Output VSWR vs Frequency

## Wide-band High-Frequency Amplifier

NE/SA5204

ful, however, not to select levels which are too low, because the test equipment may not be able to recover the signal from the noise. For the NE5204, an output level of  $-10.5\text{dBm}$  was chosen with fundamental frequencies of  $100.000$  and  $100.01\text{MHz}$ , respectively.

### ADDITIONAL READING ON SCATTERING PARAMETERS

For more information regarding S-parameters, please refer to *High-Frequency Amplifiers*; by Ralph S. Carson of the University of Missouri, Rolla, Copyright 1985, published by John Wiley & Sons, Inc.

*S-Parameter Techniques for Faster, More Accurate Network Design*, HP App Note 95-1, Richard W. Anderson, 1967, HP Journal.

*S-Parameter Design*, HP App Note 154, 1972.




Figure 20

# NE/SA/SE5205

## Wide-band High-Frequency Amplifier

### Product Specification

#### DESCRIPTION

The NE/SA/SE5205 is a high-frequency amplifier with a fixed insertion gain of 20dB. The gain is flat to  $\pm 0.5$ dB from DC to 450MHz, and the  $-3$ dB bandwidth is greater than 600MHz in the EC package. This performance makes the amplifier ideal for cable TV applications. For lower frequency applications, the part is also available in industrial standard dual in-line and small outline packages. The NE/SA/SE5205 operates with a single supply of 6V, and only draws 24mA of supply current, which is much less than comparable hybrid parts. The noise figure is 4.8dB in a  $75\Omega$  system and 6dB in a  $50\Omega$  system.

Until now, most RF or high-frequency designers had to settle for discrete or hybrid solutions to their amplification problems. Most of these solutions required trade-offs that the designer had to accept in order to use high-frequency gain stages. These include high-power consumption, large component count, transformers, large packages with heat sinks, and high part cost. The NE/SA/SE5205 solves these problems by incorporating a wide-band amplifier on a single monolithic chip.

The part is well matched to 50 or  $75\Omega$  input and output impedances. The Standing Wave Ratios in 50 and  $75\Omega$  systems do not exceed 1.5 on either the input or output from DC to the  $-3$ dB bandwidth limit.

Since the part is a small monolithic IC die, problems such as stray capacitance are minimized. The die size is small enough to fit into a very cost-effective 8-pin small-outline (SO) package to further reduce parasitic effects. A TO-46 metal can is also available that has a case connection for RF grounding which increases the  $-3$ dB frequency to 600MHz. The Cerdip package is hermetically sealed, and can operate over the full  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$  range.

No external components are needed other than AC coupling capacitors because the NE/SA/SE5205 is internally compensated and matched to 50 and

$75\Omega$ . The amplifier has very good distortion specifications, with second and third-order intermodulation intercepts of  $+24$ dBm and  $+17$ dBm respectively at 100MHz.

The device is ideally suited for  $75\Omega$  cable television applications such as decoder boxes, satellite receiver/decoders, and front-end amplifiers for TV receivers. It is also useful for amplified splitters and antenna amplifiers.

The part is matched well for  $50\Omega$  test equipment such as signal generators, oscilloscopes, frequency counters and all kinds of signal analyzers. Other applications at  $50\Omega$  include mobile radio, CB radio and data/video transmission in fiber optics, as well as broad-band LANs and telecom systems. A gain greater than 20dB can be achieved by cascading additional NE/SA/SE5205s in series as required, without any degradation in amplifier stability.


#### FEATURES

- 600MHz bandwidth
- 20dB insertion gain
- 4.8dB (6dB) noise figure  
 $Z_0 = 75\Omega$  ( $Z_0 = 50\Omega$ )
- No external components required
- Input and output impedances matched to  $50/75\Omega$  systems
- Surface mount package available
- MIL-STD processing available

#### APPLICATIONS

- $75\Omega$  cable TV decoder boxes
- Antenna amplifiers
- Amplified splitters
- Signal generators
- Frequency counters
- Oscilloscopes
- Signal analyzers
- Broad-band LANs
- Fiber-optics
- Modems
- Mobile radio
- Security systems
- Telecommunications

#### PIN CONFIGURATIONS




## Wide-band High-Frequency Amplifier

NE/SA/SE5205

## ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
8-Pin Plastic SO	0 to +70°C	NE5205D
4-Pin Metal can	0 to +70°C	NE5205EC
8-Pin Cerdip	0 to +70°C	NE5205FE
8-Pin Plastic DIP	0 to +70°C	NE5205N
8-Pin Plastic SO	-40°C to +85°C	SA5205D
8-Pin Plastic DIP	-40°C to +85°C	SA5205N
8-Pin Cerdip	-40°C to +85°C	SA5205FE
8-Pin Cerdip	-55°C to +125°C	SE5205FE
8-Pin Plastic DIP	-55°C to +125°C	SE5205N

## EQUIVALENT SCHEMATIC



## Wide-band High-Frequency Amplifier

NE/SA/SE5205

## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	9	V
V <sub>AC</sub>	AC input voltage	5	V <sub>P-P</sub>
T <sub>A</sub>	Operating ambient temperature range		
	NE grade	0 to +70	°C
	SA grade	-40 to +85	°C
	SE grade	-55 to +125	°C
P <sub>DMAX</sub>	Maximum power dissipation, T <sub>A</sub> = 25°C (still-air) <sup>1, 2</sup>		
	FE package	780	mW
	N package	1160	mW
	D package	780	mW
	EC package	1250	mW

## NOTES:

1. Derate above 25°C, at the following rates:

FE package at 6.2mW/°C

N package at 9.3mW/°C

D package at 6.2mW/°C

EC package at 10.0mW/°C

2. See "Power Dissipation Considerations" section.

**DC ELECTRICAL CHARACTERISTICS** at V<sub>CC</sub> = 6V, Z<sub>S</sub> = Z<sub>L</sub> = Z<sub>O</sub> = 50Ω and T<sub>A</sub> = 25°C, in all packages, unless otherwise specified.





SYMBOL	PARAMETER	TEST CONDITIONS	SE5205			NE/SA5205			UNIT
			Min	Typ	Max	Min	Typ	Max	
	Operating supply voltage range	Over temperature	5 5		6.5 6.5	5 5		8 8	V V
I <sub>CC</sub>	Supply current	Over temperature	20 19	24	30 31	20 19	24 30	30 31	mA mA
S <sub>21</sub>	Insertion gain	f = 100MHz Over temperature	17 16.5	19	21 21.5	17 16.5	19 21	21 21.5	dB
S <sub>11</sub>	Input return loss	f = 100MHz D, N, FE		25			25		dB
		DC - f <sub>MAX</sub> D, N, FE	12			12			dB
S <sub>11</sub>	Input return loss	f = 100MHz EC package					24		dB
		DC - f <sub>MAX</sub> EC				10			dB
S <sub>22</sub>	Output return loss	f = 100MHz D, N, FE		27			27		dB
		DC - f <sub>MAX</sub>	12			12			dB
S <sub>22</sub>	Output return loss	f = 100MHz EC package					26		dB
		DC - F <sub>MAX</sub>				10			dB
S <sub>12</sub>	Isolation	f = 100MHz		-25			-25		dB
		DC - f <sub>MAX</sub>	-18			-18			dB
t <sub>R</sub>	Rise time			5			5		ps
	Propagation delay			5			5		ps

# Wide-band High-Frequency Amplifier

# NE/SA/SE5205







**DC ELECTRICAL CHARACTERISTICS** at  $V_{CC} = 6V$ ,  $Z_S = Z_L = Z_O = 50\Omega$  and  $T_A = 25^\circ C$ , in all packages, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE5205			NE/SA5205			UNIT
			Min	Typ	Max	Min	Typ	Max	
BW	Bandwidth	$\pm 0.5dB$ D, N					450		MHz
$f_{MAX}$	Bandwidth	$\pm 0.5dB$ EC					500		MHz
$f_{MAX}$	Bandwidth	$\pm 0.5dB$ FE		300			300		MHz
$f_{MAX}$	Bandwidth	$-3dB$ D, N				550			MHz
$f_{MAX}$	Bandwidth	$-3dB$ EC				600			MHz
$f_{MAX}$	Bandwidth	$-3dB$ FE	400			400			MHz
	Noise figure ( $75\Omega$ )	$f = 100MHz$		4.8			4.8		dB
	Noise figure ( $50\Omega$ )	$f = 100MHz$		6.0			6.0		dB
	Saturated output power	$f = 100MHz$		+7.0			+7.0		dBm
	1dB gain compression	$f = 100MHz$		+4.0			+4.0		dBm
	Third-order intermodulation intercept (output)	$f = 100MHz$		+17			+17		dBm
	Second-order intermodulation intercept (output)	$f = 100MHz$		+24			+24		dBm



Wide-band High-Frequency Amplifier

NE/SA/SE5205



# Wide-band High-Frequency Amplifier

## NE/SA/SE5205




Figure 11. Input ( $S_{11}$ ) and Output ( $S_{22}$ ) Return Loss vs Frequency




Figure 12. Isolation vs Frequency ( $S_{12}$ )




Figure 13. Insertion Gain vs Frequency ( $S_{21}$ )




Figure 14. Insertion Gain vs Frequency ( $S_{21}$ )



## Wide-band High-Frequency Amplifier

NE/SA/SE5205

## THEORY OF OPERATION

The design is based on the use of multiple feedback loops to provide wide-band gain together with good noise figure and terminal impedance matches. Referring to the circuit schematic in Figure 15, the gain is set primarily by the equation:

$$\frac{V_{OUT}}{V_{IN}} = (R_{F1} + R_{E1}) / R_{E1} \quad (1)$$

which is series-shunt feedback. There is also shunt-series feedback due to  $R_{F2}$  and  $R_{E2}$  which aids in producing wideband terminal impedances without the need for low value input shunting resistors that would degrade the noise figure. For optimum noise performance,  $R_{E1}$  and the base resistance of  $Q_1$  are kept as low as possible while  $R_{F2}$  is maximized.

The noise figure is given by the following equation:

$$NF = 10 \text{ Log} \left\{ 1 + \frac{[r_b + R_{E1} + \frac{KT}{2qI_{C1}}]}{R_0} \right\} \text{ dB} \quad (2)$$

where  $I_{C1} = 5.5\text{mA}$ ,  $R_{E1} = 12\Omega$ ,  $r_b = 130\Omega$ ,  $KT/q = 26\text{mV}$  at  $25^\circ\text{C}$  and  $R_0 = 50$  for a  $50\Omega$  system and  $75$  for a  $75\Omega$  system.

The DC input voltage level  $V_{IN}$  can be determined by the equation:

$$V_{IN} = V_{BE1} + (I_{C1} + I_{C3}) R_{E1}$$

where  $R_{E1} = 12\Omega$ ,  $V_{BE} = 0.8\text{V}$ ,  $I_{C1} = 5\text{mA}$  and  $I_{C3} = 7\text{mA}$  (currents rated at  $V_{CC} = 6\text{V}$ ).

Under the above conditions,  $V_{IN}$  is approximately equal to  $1\text{V}$ .

Level shifting is achieved by emitter-follower  $Q_3$  and diode  $Q_4$  which provide shunt feedback to the emitter of  $Q_1$  via  $R_{F1}$ . The use of an emitter-follower buffer in this feedback loop essentially eliminates problems of shunt feedback loading on the output. The value of  $R_{F1} = 140\Omega$  is chosen to give the desired nominal gain. The DC output voltage  $V_{OUT}$  can be determined by:

$$V_{OUT} = V_{CC} - (I_{C2} + I_{C6})R_2, \quad (4)$$

where  $V_{CC} = 6\text{V}$ ,  $R_2 = 225\Omega$ ,  $I_{C2} = 7\text{mA}$  and  $I_{C6} = 5\text{mA}$ .

From here it can be seen that the output voltage is approximately  $3.3\text{V}$  to give relatively equal positive and negative output swings. Diode  $Q_5$  is included for bias purposes to allow direct coupling of  $R_{F2}$  to the base of  $Q_1$ . The dual feedback loops stabilize the DC operating point of the amplifier.

The output stage is a Darlington pair ( $Q_6$  and  $Q_2$ ) which increases the DC bias voltage on the input stage ( $Q_1$ ) to a more desirable value, and also increases the feedback loop gain. Resistor  $R_0$  optimizes the output VSWR (Voltage Standing Wave Ratio). Inductors  $L_1$  and  $L_2$  are bondwire and lead inductances which are roughly  $3\text{nH}$ . These improve the high-frequency impedance matches at input and output by partially resonating with  $0.5\text{pF}$  of pad and package capacitance.

## POWER DISSIPATION CONSIDERATIONS

When using the part at elevated temperature, the engineer should consider the power dissipation capabilities of each package.

At the nominal supply voltage of  $6\text{V}$ , the typical supply current is  $25\text{mA}$  ( $30\text{mA Max}$ ). For operation at supply voltages other than  $6\text{V}$ , see Figure 1 for  $I_{CC}$  versus  $V_{CC}$  curves. The supply current is inversely proportional to temperature and varies no more than  $1\text{mA}$  between  $25^\circ\text{C}$  and either temperature extreme. The change is  $0.1\%$  per  $^\circ\text{C}$  over the range.

The recommended operating temperature ranges are air-mount specifications. Better heat sinking benefits can be realized by mounting the D and EC package body against the PC board plane.




Figure 15. Schematic Diagram

TC085005

# Wide-band High-Frequency Amplifier


# NE/SA/SE5205

## PC BOARD MOUNTING

In order to realize satisfactory mounting of the NE5205 to a PC board, certain techniques need to be utilized. The board must be double-sided with copper and all pins must be soldered to their respective areas (i.e., all GND and V<sub>CC</sub> pins on the SO package). In addition, if the EC package is used, the case should be soldered to the ground plane. The power supply should be decoupled with a capacitor as close to the V<sub>CC</sub> pins as possible and an RF choke should be inserted between the supply and the device. Caution should be exercised in the connection of input and output pins. Standard microstrip should be observed wherever possible. There should be no solder bumps or burrs or any obstructions in the signal path to cause launching problems. The path should be as straight as possible and lead lengths as short as possible from the part to the cable connection. Another important consideration is that the

input and output should be AC coupled. This is because at V<sub>CC</sub> = 6V, the input is approximately at 1V while the output is at 3.3V. The output must be decoupled into a low impedance system or the DC bias on the output of the amplifier will be loaded down causing loss of output power. The easiest way to decouple the entire amplifier is by soldering a high frequency chip capacitor directly to the input and output pins of the device. This circuit is shown in Figure 16. Follow these recommendations to get the best frequency response and noise immunity. The board design is as important as the integrated circuit design itself.


source, amplifier and load as well as transmission losses. The parameters for a two-port network are defined in Figure 17.




**Figure 16. Circuit Schematic for Coupling and Power Supply Decoupling**

## SCATTERING PARAMETERS

The primary specifications for the NE/SA/SE5205 are listed as S-parameters. S-parameters are measurements of incident and reflected currents and voltages between the



**Figure 17a. Two-Port Network Defined**




**Figure 17b**

Actual S-parameter measurements using an HP network analyzer (model 8505A) and an HP S-parameter tester (models 8503A/B) are shown in Figure 18.


Values for the figures below are measured and specified in the data sheet to ease adaptation and comparison of the NE/SA/SE5205 to other high-frequency amplifiers.

# Wide-band High-Frequency Amplifier


# NE/SA/SE5205




a. Insertion Gain vs Frequency ( $S_{21}$ )




c. Isolation vs Frequency ( $S_{12}$ )




e. Input ( $S_{11}$ ) and Output ( $S_{22}$ ) Return Loss vs Frequency



b. Insertion Gain vs Frequency ( $S_{21}$ )



d.  $S_{12}$  Isolation vs Frequency



f. Input ( $S_{11}$ ) and Output ( $S_{22}$ ) Return Loss vs Frequency


Figure 18

# Wide-band High-Frequency Amplifier

# NE/SA/SE5205

The most important parameter is  $S_{21}$ . It is defined as the square root of the power gain, and, in decibels, is equal to voltage gain as shown below:

$Z_D = Z_{IN} = Z_{OUT}$  for the NE/SA/SE5205



$$\therefore \frac{P_{OUT}}{P_{IN}} = \frac{\frac{V_{OUT}^2}{Z_D}}{\frac{V_{IN}^2}{Z_D}} = \frac{V_{OUT}^2}{V_{IN}^2} = P_I$$

$$P_I = V_1^2$$

$P_I$  = Insertion Power Gain

$V_1$  = Insertion Voltage Gain

Measured value for the NE/SA/SE5205 =  $|S_{21}|^2 = 100$

$$\therefore P_I = \frac{P_{OUT}}{P_{IN}} = |S_{21}|^2 = 100$$

$$\text{and } V_1 = \frac{V_{OUT}}{V_{IN}} = \sqrt{P_I} = S_{21} = 10$$

In decibels:

$$P_{I(dB)} = 10 \text{ Log } |S_{21}|^2 = 20\text{dB}$$

$$V_{I(dB)} = 20 \text{ Log } S_{21} = 20\text{dB}$$

$$\therefore P_{I(dB)} = V_{I(dB)} = S_{21(dB)} = 20\text{dB}$$

Also measured on the same system are the respective voltage standing wave ratios. These are shown in Figure 19. The VSWR can be seen to be below 1.5 across the entire operational frequency range.

Relationships exist between the input and output return losses and the voltage standing wave ratios. These relationships are as follows:

INPUT RETURN LOSS =  $S_{11}$ dB

$$S_{11}\text{dB} = 20 \text{ Log } |S_{11}|$$

OUTPUT RETURN LOSS =  $S_{22}$ dB

$$S_{22}\text{dB} = 20 \text{ Log } |S_{22}|$$

$$\text{INPUT VSWR} = \frac{|1 + S_{11}|}{|1 - S_{11}|} \leq 1.5$$

$$\text{OUTPUT VSWR} = \frac{|1 + S_{22}|}{|1 - S_{22}|} \leq 1.5$$

### 1dB GAIN COMPRESSION AND SATURATED OUTPUT POWER

The 1dB gain compression is a measurement of the output power level where the small-signal insertion gain magnitude decreases 1dB from its low power value. The decrease is due to nonlinearities in the amplifier, an indication of the point of transition between small-signal operation and the large signal mode.

The saturated output power is a measure of the amplifier's ability to deliver power into an external load. It is the value of the amplifier's output power when the input is heavily overdriven. This includes the sum of the power in all harmonics.

### INTERMODULATION INTERCEPT TESTS

The intermodulation intercept is an expression of the low level linearity of the amplifier. The intermodulation ratio is the difference in dB between the fundamental output signal level and the generated distortion product level. The relationship between intercept and intermodulation ratio is illustrated in Figure 20, which shows product output levels plotted versus the level of the fundamental output for two equal strength output signals at different frequencies. The upper line shows the fundamental output plotted against itself with a 1dB

to 1dB slope. The second and third order products lie below the fundamentals and exhibit a 2:1 and 3:1 slope, respectively.

The intercept point for either product is the intersection of the extensions of the product curve with the fundamental output.

The intercept point is determined by measuring the intermodulation ratio at a single output level and projecting along the appropriate product slope to the point of intersection with the fundamental. When the intercept point is known, the intermodulation ratio can be determined by the reverse process. The second order IMR is equal to the difference between the second order intercept and the fundamental output level. The third order IMR is equal to twice the difference between the third order intercept and the fundamental output level. These are expressed as:

$$IP_2 = P_{OUT} + \text{IMR}_2$$

$$IP_3 = P_{OUT} + \text{IMR}_3/2$$

where  $P_{OUT}$  is the power level in dBm of each of a pair of equal level fundamental output signals,  $IP_2$  and  $IP_3$  are the second and third order output intercepts in dBm, and  $\text{IMR}_2$  and  $\text{IMR}_3$  are the second and third order intermodulation ratios in dB. The intermodulation intercept is an indicator of intermodulation performance only in the small signal operating range of the amplifier. Above some output level which is below the 1dB compression point, the active device moves into large-signal operation. At this point the intermodulation products no longer follow the straight line output slopes, and the intercept description is no longer valid. It is therefore important to measure  $IP_2$  and  $IP_3$  at output levels well below 1dB compression. One must be careful, however, not to select too low levels because the test equipment may not be able to recover the signal from the noise. For the NE/SA/SE5205 we have chosen an output level of -10.5dBm with fundamental frequencies of 100.000 and 100.01MHz, respectively.





Figure 19. Input/Output VSWR vs Frequency

# Wide-band High-Frequency Amplifier

NE/SA/SE5205






# NE/SA/SE592 Video Amplifier

## Product Specification

### DESCRIPTION

The NE/SA/SE592 is a monolithic, two-stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high-pass, low-pass, or band-pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display, video recorder systems, and floppy disk head amplifiers. Now available in an 8-pin version with fixed gain of 400 without external components and adjustable gain from 400 to 0 with one external resistor.

### EQUIVALENT CIRCUIT




### FEATURES

- 120MHz unity gain bandwidth
- Adjustable gains from 0 to 400
- Adjustable pass band
- No frequency compensation required
- Wave shaping with minimal external components
- MIL-STD processing available

### APPLICATIONS

- Floppy disk head amplifier
- Video amplifier
- Pulse amplifier in communications
- Magnetic memory
- Video recorder systems

### PIN CONFIGURATIONS



## Video Amplifier

NE/SA/SE592

## ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
14-Pin Plastic DIP	0 to +70°C	NE592N14
14-Pin Cerdip	0 to +70°C	NE592F14
14-Pin Cerdip	-55°C to +125°C	SE592F14
14-Pin SO	0 to +70°C	NE592D14
8-Pin Plastic DIP	0 to +70°C	NE592N8
8-Pin Cerdip	-55°C to +125°C	SE592F8
8-Pin Plastic DIP	-40°C to +85°C	SA592N8
8-Pin SO	0 to +70°C	NE592D8
8-Pin SO	-40°C to +85°C	SA592D8
10-Lead Metal Can	0 to +70°C	NE592H
10-Lead Metal Can	-55°C to +125°C	SE592H

## NOTE:

N8, N14, D8 and D14 package parts also available in "High" gain version by adding "H" before package designation, i.e., NE592HD8.

ABSOLUTE MAXIMUM RATINGS  $T_A = +25^\circ\text{C}$ , unless otherwise specified.

SYMBOL	PARAMETER	RATING	UNIT
$V_{CC}$	Supply voltage	$\pm 8$	V
$V_{IN}$	Differential input voltage	$\pm 5$	V
$V_{CM}$	Common-mode input voltage	$\pm 6$	V
$I_{OUT}$	Output current	10	mA
$T_A$	Operating ambient temperature range	-40 to +85	$^\circ\text{C}$
	SE592	0 to +70	$^\circ\text{C}$
	NE592		
$T_{STG}$	Storage temperature range	-65 to +150	$^\circ\text{C}$
$P_{D\ MAX}$	Maximum power dissipation, $T_A = 25^\circ\text{C}$ (still air) <sup>1</sup>		
	F-14 package	1.17	W
	F-8 package	0.79	W
	D-14 package	0.98	W
	D-8 package	0.79	W
	H package	0.83	W
	N-14 package	1.44	W
	N-8 package	1.17	W

## NOTE:

1. Derate above 25°C at the following rates:

- F-14 package at 9.3mW/ $^\circ\text{C}$
- F-8 package at 6.3mW/ $^\circ\text{C}$
- D-14 package at 7.8mW/ $^\circ\text{C}$
- D-8 package at 6.3mW/ $^\circ\text{C}$
- H package at 6.7mW/ $^\circ\text{C}$
- N-14 package at 11.5mW/ $^\circ\text{C}$
- N-8 package at 9.3mW/ $^\circ\text{C}$



## Video Amplifier

## NE/SA/SE592

**DC ELECTRICAL CHARACTERISTICS**  $T_A = +25^\circ\text{C}$ ,  $V_{SS} = \pm 6\text{V}$ ,  $V_{CM} = 0$ , unless otherwise specified. Recommended operating supply voltages  $V_S = \pm 6.0\text{V}$ . All specifications apply to both standard and high gain parts unless noted differently.

SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA592			SE592			UNIT
			Min	Typ	Max	Min	Typ	Max	
A <sub>VOL</sub>	Differential voltage gain, standard part Gain 1 <sup>1</sup> Gain 2 <sup>2, 4</sup>	$R_L = 2\text{k}\Omega$ , $V_{OUT} = 3V_{P.P}$	250	400	600	300	400	500	V/V
	80		100	120	90	100	110	V/V	
	High gain part		400	500	600				V/V
R <sub>IN</sub>	Input resistance Gain 1 <sup>1</sup> Gain 2 <sup>2, 4</sup>		10	4.0		20	4.0		k $\Omega$
				30		30			k $\Omega$
C <sub>IN</sub>	Input capacitance <sup>2</sup>	Gain 2 <sup>4</sup>		2.0			2.0		pF
I <sub>OS</sub>	Input offset current			0.4	5.0		0.4	3.0	$\mu\text{A}$
I <sub>BIAS</sub>	Input bias current			9.0	30		9.0	20	$\mu\text{A}$
V <sub>NOISE</sub>	Input noise voltage	BW 1kHz to 10MHz		12			12		$\mu\text{V}_{RMS}$
V <sub>IN</sub>	Input voltage range		$\pm 1.0$			$\pm 1.0$			V
CMRR	Common-mode rejection ratio Gain 2 <sup>4</sup> Gain 2 <sup>4</sup>	$V_{CM} \pm 1\text{V}$ , $f < 100\text{kHz}$ $V_{CM} \pm 1\text{V}$ , $f = 5\text{MHz}$	60	86		60	86		dB
				60			60		dB
PSRR	Supply voltage rejection ratio Gain 2 <sup>4</sup>	$\Delta V_S = \pm 0.5\text{V}$	50	70		50	70		dB
V <sub>OS</sub>	Output offset voltage Gain 1 Gain 2 <sup>4</sup> Gain 3 <sup>3</sup>	$R_L = \infty$ $R_L = \infty$ $R_L = \infty$			1.5			1.5	V
					1.5			1.0	V
			0.35	0.75		0.35	0.75	V	
V <sub>CM</sub>	Output common-mode voltage	$R_L = \infty$	2.4	2.9	3.4	2.4	2.9	3.4	V
V <sub>OUT</sub>	Output voltage swing differential	$R_L = 2\text{k}\Omega$	3.0	4.0		3.0	4.0		V
R <sub>OUT</sub>	Output resistance			20			20		$\Omega$
I <sub>CC</sub>	Power supply current	$R_L = \infty$		18	24		18	24	mA

**NOTES:**

- Gain select Pins G<sub>1A</sub> and G<sub>1B</sub> connected together.
- Gain select Pins G<sub>2A</sub> and G<sub>2B</sub> connected together.
- All gain select pins open.
- Applies to 10- and 14-pin versions only.

## Video Amplifier

## NE/SA/SE592

**DC ELECTRICAL CHARACTERISTICS**  $V_{SS} = \pm 6V$ ,  $V_{CM} = 0$ ,  $0^\circ C \leq T_A \leq 70^\circ C$  for NE592;  $-40^\circ C \leq T_A \leq 85^\circ C$  for SA592,  $-55^\circ C \leq T_A \leq 125^\circ C$  for SE592, unless otherwise specified. Recommended operating supply voltages  $V_S = \pm 6.0V$ . All specifications apply to both standard and high gain parts unless noted differently.

SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA592			SE592			UNIT
			Min	Typ	Max	Min	Typ	Max	
$A_{VOL}$	Differential voltage gain, standard part	$R_L = 2k\Omega$ , $V_{OUT} = 3V_{P-P}$	250		600	200		600	V/V
	Gain 1 <sup>1</sup>		80		120	80		120	V/V
	Gain 2 <sup>2, 4</sup>								
	High gain part		400	500	600				V/V
$R_{IN}$	Input resistance Gain 2 <sup>2, 4</sup>		8.0			8.0			k $\Omega$
$I_{OS}$	Input offset current				6.0			5.0	$\mu A$
$I_{BIAS}$	Input bias current				40			40	$\mu A$
$V_{IN}$	Input voltage range		$\pm 1.0$			$\pm 1.0$			V
CMRR	Common-mode rejection ratio Gain 2 <sup>4</sup>	$V_{CM} \pm 1V$ , $f < 100kHz$	50			50			dB
PSRR	Supply voltage rejection ratio Gain 2 <sup>4</sup>	$\Delta V_S = \pm 0.5V$	50			50			dB
$V_{OS}$	Output offset voltage Gain 1 Gain 2 <sup>4</sup> Gain 3 <sup>3</sup>	$R_L = \infty$			1.5			1.5	V
		$R_L = \infty$			1.5			1.2	V
		$R_L = \infty$			1.0			1.0	V
$V_{OUT}$	Output voltage swing differential	$R_L = 2k\Omega$	2.8			2.5			V
$I_{CC}$	Power supply current	$R_L = \infty$			27			27	mA

**NOTES:**

- Gain select Pins  $G_{1A}$  and  $G_{1B}$  connected together.
- Gain select Pins  $G_{2A}$  and  $G_{2B}$  connected together.
- All gain select pins open.
- Applies to 10- and 14-pin versions only.

**AC ELECTRICAL CHARACTERISTICS**  $T_A = +25^\circ C$ ,  $V_{SS} = \pm 6V$ ,  $V_{CM} = 0$ , unless otherwise specified. Recommended operating supply voltages  $V_S = \pm 6.0V$ . All specifications apply to both standard and high gain parts unless noted differently.

SYMBOL	PARAMETER	TEST CONDITIONS	NE/SA592			SE592			UNIT
			Min	Typ	Max	Min	Typ	Max	
BW	Bandwidth Gain 1 <sup>1</sup> Gain 2 <sup>2, 4</sup>			40			40		MHz
				90			90		MHz
$t_R$	Rise time Gain 1 <sup>1</sup> Gain 2 <sup>2, 4</sup>	$V_{OUT} = 1V_{P-P}$		10.5			10.5		ns
				4.5	12		4.5	10	ns
$t_{PD}$	Propagation delay Gain 1 <sup>1</sup> Gain 2 <sup>2, 4</sup>	$V_{OUT} = 1V_{P-P}$		7.5			7.5		ns
				6.0	10		6.0	10	ns

**NOTES:**


- Gain select Pins  $G_{1A}$  and  $G_{1B}$  connected together.
- Gain select Pins  $G_{2A}$  and  $G_{2B}$  connected together.
- All gain select pins open.
- Applies to 10- and 14-pin versions only.

# Video Amplifier

# NE/SA/SE592


## TYPICAL PERFORMANCE CHARACTERISTICS

**Common-Mode Rejection Ratio as a Function of Frequency**




OP04421S

**Output Voltage Swing as a Function of Frequency**




OP04430S

**Pulse Response**




OP04440S

**Differential Overdrive Recovery Time**




OP04450S

**Pulse Response as a Function of Supply Voltage**




OP04460S

**Pulse Response as a Function of Temperature**




OP04470S

**Voltage Gain as a Function of Temperature**




OP04480S

**Gain vs Frequency as a Function of Temperature**



OP04490S

**Voltage Gain as a Function of Supply Voltage**




OP04500S


# Video Amplifier

# NE/SA/SE592

## TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




OP045105




OP045215


**Voltage Gain as a Function of RADJ (Figure 3)**



OP045305




OP045405




OP045505


**Output Voltage and Current Swing as a Function of Supply Voltage**



OP045605




OP045705



OP045805

**Input Noise Voltage as a Function of Source Resistance**




OP045905


# Video Amplifier

## NE/SA/SE592


### TYPICAL PERFORMANCE CHARACTERISTICS (Continued)




OP04600S



OP04610S




OP04620S



OP04630S


### TEST CIRCUITS $T_A = 25^\circ C$ , unless otherwise specified.



# Video Amplifier

# NE/SA/SE592

## TYPICAL APPLICATIONS




TC08420S

**NOTE:**

$$\frac{V_0(s)}{V_1(s)} \cong \frac{1.4 \times 10^4}{Z(s) + 2r_0}$$


$$\cong \frac{1.4 \times 10^4}{Z(s) + 32}$$

**Basic Configuration**



TC08430S

**Disc/Tape Phase-Modulated Readback Systems**



TC08440S

**NOTE:**

For frequency  $F_1 \ll \frac{1}{2} \pi (32) C$





$$V_0 \cong 1.4 \times 10^4 C \frac{dV_i}{dt}$$

**Differentiation with High Common-Mode Noise Rejection**

## Video Amplifier

NE/SA/SE592

## FILTER NETWORKS

Z NETWORK	FILTER TYPE	$V_0(s)$ TRANSFER $V_1(s)$ FUNCTION
	LOW PASS	$\frac{1.4 \times 10^4}{L} \left[ \frac{1}{s + R/L} \right]$
	HIGH PASS	$\frac{1.4 \times 10^4}{R} \left[ \frac{s}{s + 1/RC} \right]$
	BAND PASS	$\frac{1.4 \times 10^4}{L} \left[ \frac{s}{s^2 + R/L s + 1/LC} \right]$
	BAND REJECT	$\frac{1.4 \times 10^4}{R} \left[ \frac{s^2 + 1/LC}{s^2 + 1/LC + s/RC} \right]$

TC09422S

**NOTES:**  
 In the networks above, the R value used is assumed to include  $2r_{\theta}$ , or approximately  $32\Omega$ .  
 $S = j\omega$   
 $\omega = 2\pi f$





# NE/SE5539

## High Frequency Operational Amplifier

### Product Specification

#### DESCRIPTION

The NE/SE5539 is a very wide bandwidth, high slew rate, monolithic operational amplifier for use in video amplifiers, RF amplifiers, and extremely high slew rate amplifiers.

Emitter-follower inputs provide a true differential high input impedance device. Proper external compensation will allow design operation over a wide range of closed-loop gains, both inverting and non-inverting, to meet specific design requirements.


#### FEATURES

- Bandwidth
  - Unity gain - 350MHz
  - Full power - 48MHz
  - GBW - 1.2 GHz at 17dB
- Slew rate: 600/V $\mu$ s
- Avol: 52dB typical
- Low noise - 4nV/ $\sqrt{\text{Hz}}$  typical
- MIL-STD processing available

#### APPLICATIONS

- High speed datamm
- Video monitors & TV
- Satellite communications
- Image processing
- RF instrumentation & oscillators
- Magnetic storage
- Military communications

#### PIN CONFIGURATION



#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
14-Pin Plastic DIP	0 to +70°C	NE5539N
14-Pin Plastic SO	0 to +70°C	NE5539D
14-Pin Cerdip	0 to +70°C	NE5539F
14-Pin Plastic DIP	-55°C to +125°C	SE5539N
14-Pin Cerdip	-55°C to +125°C	SE5539F

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	± 12	V
P <sub>DMAX</sub>	Maximum power dissipation, T <sub>A</sub> = 25°C (still-air) <sup>2</sup>		
	F package	1.17	W
	N package	1.45	W
	D package	0.99	W
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Max junction temperature	150	°C
T <sub>A</sub>	Operating temperature range		
	NE	0 to 70	°C
	SE	-55 to +125	°C
T <sub>SOLD</sub>	Lead temperature (10sec max)	300	°C


#### NOTES:

1. Differential input voltage should not exceed 0.25V to prevent excessive input bias current and common-mode voltage 2.5V. These voltage limits may be exceeded if current is limited to less than 10mA.
2. Derate above 25°C, at the following rates:
  - F package at 9.3 mW/°C
  - N package at 11.6 mW/°C
  - D package at 7.9 mW/°C

# High Frequency Operational Amplifier

NE/SE5539

## EQUIVALENT CIRCUIT



### DC ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 8V$ , $T_A = 25^\circ C$ , unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE5539			NE5539			UNIT
			Min	Typ	Max	Min	Typ	Max	
$V_{OS}$	Input offset voltage	$V_O = 0V$ , $R_S = 100\Omega$	Over temp		2	5			mV
			$T_A = 25^\circ C$		2	3		2.5	
	$\Delta V_{OS}/\Delta T$			5			5	$\mu V/^\circ C$	
$I_{OS}$	Input offset current		Over temp		0.1	3			$\mu A$
			$T_A = 25^\circ C$		0.1	1			
	$\Delta I_{OS}/\Delta T$			0.5			0.5	$nA/^\circ C$	
$I_B$	Input bias current		Over temp		6	25			$\mu A$
			$T_A = 25^\circ C$		5	13		5	
	$\Delta I_B/\Delta T$			10			10	$nA/^\circ C$	
CMRR	Common-mode rejection ratio	$F = 1kHz$ , $R_S = 100\Omega$ , $V_{CM} \pm 1.7V$		70	80		70	80	dB
			Over temp		70	80			
$R_{IN}$	Input impedance			100			100	$k\Omega$	
$R_{OUT}$	Output impedance			10			10	$\Omega$	

## High Frequency Operational Amplifier

NE/SE5539

**DC ELECTRICAL CHARACTERISTICS** (Continued)  $V_{CC} = \pm 8V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE5539			NE5539			UNIT	
			Min	Typ	Max	Min	Typ	Max		
$V_{OUT}$	Output voltage swing	$R_L = 150\Omega$ to GND and $470\Omega$ to $-V_{CC}$	+ Swing				+2.3	+2.7	V	
			- Swing				-1.7	-2.2		
$V_{OUT}$	Output voltage swing	$R_L = 2k\Omega$ to GND	Over temp	+ Swing	+2.3	+3.0			V	
				- Swing	-1.5	-2.1				
			$T_A = 25^\circ C$	+ Swing	+2.5	+3.1			V	
				- Swing	-2.0	-2.7				
$I_{CC+}$	Positive supply current	$V_O = 0$ , $R_1 = \infty$	Over temp		14	18			mA	
			$T_A = 25^\circ C$		14	17		14		18
$I_{CC-}$	Negative supply current	$V_O = 0$ , $R_1 = \infty$	Over temp		11	15			mA	
			$T_A = 25^\circ C$		11	14		11		15
PSRR	Power supply rejection ratio	$\Delta V_{CC} = \pm 1V$	Over temp		300	1000			$\mu V/V$	
			$T_A = 25^\circ C$					200		1000
$A_{VOL}$	Large signal voltage gain	$V_O = +2.3V$ , $-1.7V$ $R_L = 150\Omega$ to GND, $470\Omega$ to $-V_{CC}$					47	52	57	dB
$A_{VOL}$	Large signal voltage gain	$V_O = +2.3V$ , $-1.7V$ $R_L = 2\Omega$ to GND								dB
		$T_A = 25^\circ C$					47	52	57	
$A_{VOL}$	Large signal voltage gain	$V_O = +2.5V$ , $-2.0V$ $R_L = 2k\Omega$ to GND	Over temp	46		60				dB
			$T_A = 25^\circ C$	48	53	58				

**DC ELECTRICAL CHARACTERISTICS**  $V_{CC} = \pm 6V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE5539			UNIT	
			Min	Typ	Max		
$V_{OS}$	Input offset voltage		Over temp		2	5	mV
			$T_A = 25^\circ C$		2	3	
$I_{OS}$	Input offset current		Over temp		0.1	3	$\mu A$
			$T_A = 25^\circ C$		0.1	1	
$I_B$	Input bias current		Over temp		5	20	$\mu A$
			$T_A = 25^\circ C$		4	10	
CMRR	Common-mode rejection ratio	$V_{CM} = \pm 1.3V$ , $R_S = 100\Omega$		70	85	dB	
$I_{CC+}$	Positive supply current		Over temp		11	14	mA
			$T_A = 25^\circ C$		11	13	
$I_{CC-}$	Negative supply current		Over temp		8	11	mA
			$T_A = 25^\circ C$		8	10	
PSRR	Power supply rejection ratio	$\Delta V_{CC} = \pm 1V$	Over temp		300	1000	$\mu V/V$
			$T_A = 25^\circ C$				
$V_{OUT}$	Output voltage swing	$R_L = 150\Omega$ to GND and $390\Omega$ to $-V_{CC}$	Over temp	+ Swing	+1.4	+2.0	V
				- Swing	-1.1	-1.7	
			$T_A = 25^\circ C$	+ Swing	+1.5	+2.0	
				- Swing	-1.4	-1.8	

## High Frequency Operational Amplifier

NE/SE5539

**AC ELECTRICAL CHARACTERISTICS**  $V_{CC} = \pm 8V$ ,  $R_L = 150\Omega$  to GND &  $470\Omega$  to  $-V_{CC}$ , unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE5539			NE5539			UNIT
			Min	Typ	Max	Min	Typ	Max	
BW	Gain bandwidth product	$A_{CL} = 7$ , $V_0 = 0.1 V_{P-P}$		1200			1200		MHz
	Small-signal bandwidth	$A_{CL} = 2$ , $R_L = 150\Omega^1$		110			110		MHz
$t_S$	Settling time	$A_{CL} = 2$ , $R_L = 150\Omega^1$		15			15		ns
SR	Slew rate	$A_{CL} = 2$ , $R_L = 150\Omega^1$		600			600		V/ $\mu$ s
$t_{PD}$	Propagation delay	$A_{CL} = 2$ , $R_L = 150\Omega^1$		7			7		ns
	Full power response	$A_{CL} = 2$ , $R_L = 150\Omega^1$		48			48		MHz
	Full power response	$A_V = 7$ , $R_L = 150\Omega^1$		20			20		MHz
	Input noise voltage	$R_S = 50\Omega$ , 1MHz		4			4		nV/ $\sqrt{Hz}$
	Input noise current	1MHz		6			6		pA/ $\sqrt{Hz}$

**NOTE:**


1. External compensation.

**AC ELECTRICAL CHARACTERISTICS**  $V_{CC} = \pm 6V$ ,  $R_L = 150\Omega$  to GND and  $390\Omega$  to  $-V_{CC}$ , unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	SE5539			UNIT
			Min	Typ	Max	
BW	Gain bandwidth product	$A_{CL} = 7$		700		MHz
	Small-signal bandwidth	$A_{CL} = 2^1$		120		MHz
$t_S$	Settling time	$A_{CL} = 2^1$		23		ns
SR	Slew rate	$A_{CL} = 2^1$		330		V/ $\mu$ s
$t_{PD}$	Propagation delay	$A_{CL} = 2^1$		4.5		ns
	Full power response	$A_{CL} = 2^1$		20		MHz

**NOTE:**

1. External compensation.


**TYPICAL PERFORMANCE CURVES**

# High Frequency Operational Amplifier

## NE/SE5539


### TYPICAL PERFORMANCE CURVES (Continued)

**Power Bandwidth (SE)**




OP052025

**Power Bandwidth (NE)**




OP052125

**SE5539 Open-Loop Gain vs Frequency**




OP052225

**Power Bandwidth**




OP052315

**SE5539 Open-Loop Phase vs Frequency**



**Gain Bandwidth Product vs Frequency**



OP052515

**NOTE**

Indicates typical distribution  $-55^{\circ}C \leq T_A \leq 125^{\circ}C$

OP052415

# High Frequency Operational Amplifier


## NE/SE5539

### CIRCUIT LAYOUT CONSIDERATIONS

As may be expected for an ultra-high frequency, wide-gain bandwidth amplifier, the physi-

cal circuit layout is extremely critical. Breadboarding is not recommended. A double-sided copper-clad printed circuit board will result in more favorable system operation. An

example utilizing a 28dB non-inverting amp is shown in Figure 1.



## High Frequency Operational Amplifier

NE/SE5539

**NE5539 COLOR VIDEO AMPLIFIER**

The NE5539 wideband operational amplifier is easily adapted for use as a color video amplifier. A typical circuit is shown in Figure 2 along with vector-scope<sup>1</sup> photographs showing the amplifier differential gain and phase response to a standard five-step modulated staircase linearity signal (Figures 3, 4 and 5). As can be seen in Figure 4, the gain varies less than 0.5% from the bottom to the top of the staircase. The maximum differential phase shown in Figure 5 is approximately  $+0.1^\circ$ .

The amplifier circuit was optimized for a  $75\Omega$  input and output termination impedance with a gain of approximately 10 (20dB).

**NOTE:**

1. The input signal was 200mV and the output 2V.  
 $V_{CC}$  was  $\pm 8V$ .




Figure 2. NE5539 Video Amplifier




Figure 3. Input Signal




Figure 4. Differential Gain &lt; 0.5%

**NOTE:**

Instruments used for these measurements were Tektronix 146 NTSC test signal generator, 520A NTSC vectorscope, and 1480 waveform monitor.

# High Frequency Operational Amplifier

## NE/SE5539




Figure 5. Differential Phase +0.1°

### APPLICATIONS




Figure 6. Non-Inverting Follower




Figure 7. Inverting Follower



FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### DESCRIPTION

The PCB80C51 family of single-chip 8-bit microcontrollers is manufactured in an advanced CMOS process. The family consists of the following members:

- PCB80C51BH-3: 4 K bytes mask-programmable ROM, 128 bytes RAM
- PCB80C31BH-3: ROM-less version of the PCB80C51BH-3

In the following text, the generic term "PCB80C51BH-3" is used to refer to both family members.

The device provides hardware features, architectural enhancements and new instructions to function as a controller for applications requiring up to 64 K bytes of program memory and/or up to 64 K bytes of data memory.

The PCB80C51BH-3 contains a non-volatile 4 K x 8 read-only program memory; a volatile 128 x 8 read/write data memory; 32 I/O lines; two 16-bit timer/event counters; a five-source, two-priority level, nested interrupt structure; a serial I/O port for either multi-processor communications, I/O expansion, or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB80C51BH-3 can be expanded using standard TTL compatible memories and logic.

The PCB80C51BH-3 has two software selectable modes of reduced activity for further power reduction - Idle and Power-down.

The Idle mode freezes the CPU while allowing the RAM, timers, serial port and interrupt system to continue functioning.

The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte and 16 three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s. Multiply, divide, subtract and compare are among the many instructions included in the instruction set.


### Features

- 4 K x 8 ROM (80C51BH-3 only), 128 x 8 RAM
- Four 8-bit ports, 32 I/O lines
- Two 16-bit timer/event counters
- Full-duplex serial port
- External memory expandable to 128 K, external ROM up to 64 K and/or external RAM up to 64 K
- Boolean processing
- 218 bit-addressable locations
- On-chip oscillator
- Five-source interrupt structure with two priority levels
- With a 12 MHz clock, 58% of the instructions execute in 1  $\mu$ s; multiply and divide instructions execute in 4  $\mu$ s; all other instructions execute in 2  $\mu$ s
- Enhanced architecture with:
  - non-page-oriented-instructions
  - direct addressing
  - four 8-byte + 1-byte register blanks
  - stack depth up to 128-bytes
  - multiply, divide, subtract and compare instructions
- PCB80C51/C31BH-3
  - XTAL frequency range: 1,2 to 16 MHz
  - temperature range: 0 °C to + 70 °C
- PCF80C51/C31BH-3
  - XTAL frequency range: 1,2 to 12 MHz
  - temperature range: -40 °C to + 85 °C
- PCA80C51/C31BH-3
  - XTAL frequency range: 1,2 to 12 MHz
  - temperature range: -40 °C to +125 °C

### PACKAGE OUTLINES

PCB/PCF80C51/C31BH-3P, PCA80C51/C31BH-3P: 40 lead DIL; plastic (SOT129).

PCB/PCF80C51/C31BH-3WP, PCA80C51/C31BH-3WP: 44-lead PLCC; plastic leaded chip-carrier (SOT187 pedestal or SOT187AA pocket version depending on source, versions are interchangeable).



(1) PCB80C51BH-3 only.

Fig. 1 Block diagram.

## FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET SINGLE-CHIP 8-BIT CMOS MICROCONTROLLER

### DESCRIPTION

The PCB80CXX family of single-chip 8-bit CMOS microcontrollers consists of:

- The PCB80C49 with resident mask programmed 2 K x 8 ROM, 128 x 8 RAM.
- The PCB80C39 without resident program memory for use with external EPROM/ROM, 128 x 8 RAM.

All versions are pin and function compatible to their NMOS counter parts but with additional features and high performance.

The PCB80CXX family are designed to be efficient control processors as well as arithmetic processors. Their instruction set allows the user to directly set and reset individual I/O, and to test individual individual bits within the accumulator. A large variety of branch and table look-up instructions enable efficient implementation of standard logic functions. Code efficiency is high; over 70% of the instructions are single byte; all others are two byte.

An on-chip 8-bit counter is provided, which can count either machine cycles ( $\div 32$ ) or external events. The counter can be programmed to cause an interrupt to the processor.

Program and data memories can be expanded using standard devices. Input/output capabilities can be expanded using standard devices.

The family has low power consumption and in addition a power down mode is provided.

For further detailed information see users manual 'single-chip 8-bit microcontrollers'.

### Features

- 8-bit CPU, ROM, RAM, I/O in a single 40-pin package
- PCB80C49: 2K x 8 ROM, 128 x 8 RAM
- Internal counter/timer
- Internal oscillator, clock driver
- Single-level interrupts: external and counter/timer
- 17 internal registers: accumulator, 16 addressable registers
- Over 90 instructions: 70% single byte
- All instructions: 1 or 2 cycles
- Easily expandable memory and I/O
- TTL compatible inputs and outputs
- Single 5 V supply
- Wide frequency operating range
- Low current consumption
- Available with extended temperature ranges: (PCB version) 0 to + 70 °C  
(PCF version) -40 to + 85 °C  
(PCA version) -40 to + 110 °C
- Frequency range: 1 to 15 MHz for all temperature ranges

### APPLICATIONS

- Peripheral interfaces and controllers
- Test and measurement instruments
- Sequencers
- Audio/video systems
- Environmental control systems
- Modems and data enciphering

### PACKAGE OUTLINES

PCB/F/A80C39/C49P: 40-lead DIL; plastic (SOT129).

PCB/F/A80C39/C49WP: 44-lead PLCC; plastic leaded chip carrier, 'pocket' version (SOT187AA); 'pedestal' version (SOT187). These versions are interchangeable.




Fig. 1 Block diagram.



FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET.

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### GENERAL DESCRIPTION

The PCB83C552 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. The PCB83C552 has the same instruction set as the PCB80C51. Two versions of the derivative exist although the generic term "PCB83C552" is used to refer to both family members:

- PCB83C552: 8 K bytes mask-programmable ROM, 256 bytes RAM
- PCB80C552: ROM-less version of the PCB83C552

This I/O intensive device provides architectural enhancements to function as a controller in the field of automotive electronics, specifically engine management and gear box control.

The PCB83C552 contains a non-volatile 8 K x 8 read-only program memory, a volatile 256 x 8 read/write data memory, six 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a fifteen-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interface, two serial interfaces (UART and I<sup>2</sup>C-bus), a 'watchdog' timer and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C552 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s.


### Features

- 80C51 central processing unit
- 8 K x 8 ROM, expandable externally to 64 K bytes
- 256 x 8 RAM, expandable externally to 64 K bytes
- Two standard 16-bit timer/counters
- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- A 10-bit ADC with 8 multiplexed analogue inputs
- Two 8-bit resolution, Pulse Width Modulated outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analogue inputs
- I<sup>2</sup>C-bus serial I/O port with byte orientated master and slave functions
- Full-duplex UART compatible with the standard PCB80C51
- On-chip watchdog timer
- PCB80C552/83C552  
XTAL frequency range: 1.2 to 12 MHz  
temperature range: 0 °C to + 70 °C  
PCF80C552/83C552  
XTAL frequency range: 1.2 to 12 MHz  
temperature range: -40 °C to + 85 °C  
PCA80C552/83C552  
XTAL frequency range: 1.2 to 12 MHz  
temperature range: -40 °C to + 125 °C

### PACKAGE OUTLINES

PCA/PCB/PCF/83C552/80C552WP

68-lead plastic leaded chip carrier (PLCC) 'pocket' version (SOT188AA)



- ① alternative function of port 0
- ② alternative function of port 2
- ③ alternative function of port 3
- ④ alternative function of port 4
- ⑤ alternative function of port 5
- ⑥ not present in PCB80C552

7Z97647.5




Fig. 1 Block diagram.



FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### GENERAL DESCRIPTION

The PCB83C652 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. The PCB83C652 has the same instruction set as the PCB80C51. Two versions of the derivative exist although the generic term "PCB83C652" is used to refer to both family members:

- PCB83C652: 8 K bytes mask-programmable ROM, 256 bytes RAM
- PCB80C652: ROM-less version of the PCB83C652

This device provides architectural enhancements that make it applicable in a variety of applications in general control systems.

The PCB83C652 contains a non-volatile 8 K x 8 read-only program memory, a volatile 256 x 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I<sup>2</sup>C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C652 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s.

### Features

- 80C51 central processing unit
- 8 K x 8 ROM, expandable externally to 64 K bytes
- 256 x 8 RAM, expandable externally to 64 K bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I<sup>2</sup>C-bus serial I/O port with byte orientated master and slave functions
- Full-duplex UART facilities
  - Three temperature ranges available
  - 0 to + 70 °C; PCB83C652 versions
  - 40 to + 85 °C; PCF83C652 versions
  - 40 to + 125 °C; PCA83C652 versions
- Extended frequency range: 1.2 MHz to 12 MHz

### PACKAGE OUTLINES

PCA/PCB/PCF83C652P; PCA/PCB/PCF80C652P: 40-lead DIL; plastic (SOT129).

PCA/PCB/PCF83C652WP; PCA/PCB/PCF80C652WP: 44-lead plastic leaded-chip-carrier (PLCC) (SOT187 pedestal or SOT187AA pocket versions, these are interchangeable).

PCA/PCB/PCF83C652H; PCA/PCB/PCF80C652H: 44-lead quad flat-pack (QFP). This is in preparation.




Fig. 1 Block diagram.





FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### GENERAL DESCRIPTION

The PCB83C654 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. The PCB83C654 has the same instruction set as the PCB80C51. The ROM-less PCB80C652 should be used for development purposes.

This device provides architectural enhancements that make it applicable in a variety of applications in general control systems.

The PCB83C654 contains a non-volatile 16 K x 8 read-only program memory, a volatile 256 x 8 read/write data memory, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a multi-source, two-priority-level, nested interrupt structure, an I<sup>2</sup>C interface, UART and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C654 can be expanded using standard TTL compatible memories and logic.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte and 17 three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s.

### Features

- 80C51 central processing unit
- 16 K x 8 ROM, expandable externally to 64 K bytes
- 256 x 8 RAM, expandable externally to 64 K bytes
- Two standard 16-bit timer/counters
- Four 8-bit I/O ports
- I<sup>2</sup>C-bus serial I/O port with byte orientated master and slave functions
- Full-duplex UART facilities

● A version for extended temperature range is in preparation

### PACKAGE OUTLINES

PCB83C654P : 40-lead DIL; plastic (SOT129).

PCB83C654WP: 44-lead plastic leaded chip-carrier (PLCC); (SOT187 pedestal or SOT187AA pocket version depending on source, versions are interchangeable).

PCB83C654H : 44-lead quad flat-pack; plastic (SOT205A) in preparation.




Fig. 1 Block diagram.

FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER

### GENERAL DESCRIPTION

The PCB83C851 single chip microcontroller is manufactured in an advanced CMOS process and is a derivative of the PCB80C51 microcontroller family. The PCB83C851 has the same instruction set as the PCB80C51. Two versions of the derivative exist although the generic term 'PCB83C851' is used to refer to both family members:

- PCB83C851: 4 K bytes mask-programmable ROM, 128 bytes RAM, 256 bytes EEPROM
- PCB80C851: ROM-less version of the PCB83C851

This device provides architectural enhancements that make it suitable for a variety of applications, specifically control systems.

The PCB83C851 contains a non-volatile 4 K x 8 read-only program memory; a volatile 128 x 8 read/write data memory; a 256 byte electrically erasable programmable read only memory (EEPROM); 32 I/O lines; two 16-bit timer/event counters (identical to the timers of the PCB80C51); a seven source, five-vector, two-priority-level, nested interrupt structure; a serial I/O port for either multi-processor communications, I/O expansion or full duplex UART; and on-chip oscillator and timing circuits. For systems that require extra capability, the PCB83C851 can be expanded using standard TTL compatible memories and logic.

The PCB83C851 has two software selectable modes of reduced activity for further power reduction: Idle and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial port and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 46 two-byte and 16 three-byte. With a 12 MHz crystal, 58% of the instructions are executed in 1  $\mu$ s and 40% in 2  $\mu$ s. Multiply and divide instructions require 4  $\mu$ s.

### PACKAGE OUTLINES

PCB/PCF83C851/80C851P: 40-lead DIL; plastic (SOT 129)


PCB/PCF83C851/80C851WP: 44-lead PLCC; plastic, leaded-chip-carrier (SOT187AA)

### Features

- PCB80C51 central processing unit
- 4 K x 8 ROM, expandable externally to 64 K bytes
- 128 x 8 RAM, expandable externally to 64 K bytes
- Four 8-bit I/O ports, 32 I/O lines
- Two 16-bit timer/event counters
- Full-duplex serial port
- Boolean processing
- On-chip oscillator
- Seven-source, five-vector interrupt structure with two priority levels
- 58% of the instructions are executed in 1  $\mu$ s; multiply and divide in 4  $\mu$ s; all others are executed in 2  $\mu$ s (with a 12 MHz oscillator)
- Enhanced architecture with non-page-oriented-instructions, direct addressing, four 8-byte register banks, stack depth up to 128-bytes, multiply, divide, subtract and compare instructions
- ROM code protection (mask-programmable)
- Security mode, user dependent protection of the EEPROM contents
- Additional interrupt source (EEPROM) 'ORed' with serial interrupt

### EEPROM:

- Non-volatile 256 x 8 bit EEPROM (electrically erasable programmable read only memory)
- On-chip voltage multiplier for erase/write
- 10000 erase/write cycles per byte
- 10 years non volatile data retention
- Infinite number of read cycles



Note (1): PCB/PCF83C851 only

Fig. 1 Block diagram.

## 18-ELEMENT BAR GRAPH LCD DRIVER

### GENERAL DESCRIPTION

The PCF1303T is an 18-element bar graph LCD driver with linear relation to control voltage ( $V_C$ ) when in pointer or thermometer mode.





Fig. 1 Block diagram.

### PACKAGE OUTLINE

PCF1303T: 28-lead mini-pack; plastic (SO28; SOT136A).

**PIN DESCRIPTION**



pin no.	symbol	name and function
1	$V_{osc}$	oscillator pin
4	$I_1$	mode select input
5	$V_{SS}$	ground (0 V)
6 to 23	$Q_1$ to $Q_{18}$	segment outputs
24	$Q_R$	back-plane output
25	$V_c$	control voltage
26 27	$V_{ref\ min}$ $V_{ref\ max}$	reference voltage inputs
28	$V_{DD}$	positive supply voltage

(1) Pins 2 and 3 should be connected to  $V_{SS}$ .

Fig. 2 Pin configuration.

**FUNCTION TABLE**

$I_1$	mode
L	pointer
H	thermometer

H = HIGH voltage level

L = LOW voltage level

## FUNCTIONAL DESCRIPTION

The PCF1303T is an 18-element bar graph LCD driver with linear relation to the control voltage when in pointer or thermometer mode.

The first segment will energize when the control voltage is less than the trigger voltage ( $V_{T(\text{bar})2}$  see equation [3]).

The circuit has analogue and digital sections.

The analogue section consists of a comparator with the inverting input coupled to the input control voltage. The non-inverting input of the comparator is connected via 17 analogue switches to the nodes of an 18-element resistor divider. The extremities of the resistor divider are coupled via high-input impedance amplifiers to the maximum reference voltage input and the minimum reference voltage input.

The control input functions with Schmitt trigger action.

The digital section has one reference output ( $Q_R$ ) to drive the back-plane and 18 outputs ( $Q_1$  to  $Q_{18}$ ) to drive the segments.

The segment outputs incorporate two latches and some gates.

The circuit is driven by an on-chip oscillator with external resistors and capacitors. The outputs are driven at typical 100 Hz.

## LINEARITY

$$V_{\text{step}} = V_{\text{step}'} \pm \Delta V_{\text{step}} \quad [1]$$

$V_{\text{step}'}$  is the voltage drop (internal) across the resistor-ladder network.

$\Delta V_{\text{step}}$  is the differential on  $V_{\text{step}}$ .

$$V_{\text{step}'} = \frac{(V_{\text{ref max}} \pm \Delta V_{2'}) - (V_{\text{ref min}} \pm \Delta V_2)}{18} \quad [2]$$

$\Delta V_2$  and  $\Delta V_{2'}$  are the maximum offset voltage spread of the on-chip voltage followers.

## ABSOLUTE VOLTAGE TRIGGER LEVEL

The absolute voltage trigger level at the  $V_c$  pin is  $V_{T(\text{bar})n}$ :

$$V_{T(\text{bar})n} = (V_{\text{ref min}} \pm \Delta V_{2'}) + \{ (n - 1)V_{\text{step}'} \pm \Delta V_R \} \pm \Delta V_1 \pm V_H \quad [3]$$

$n$  = number of segments;  $2 \leq n \leq 18$ .

$\Delta V_R$  is the voltage deviation at step  $n$  of the resistor-ladder network (for  $n = 2$  or  $18$ ,  $\Delta V_R = \Delta V_{\text{step}}$ ).

$\Delta V_1$  is the offset voltage for the on-chip comparator.

$V_H$  is the hysteresis voltage:  $30\% V_{\text{step}} \geq V_H \geq 10\% V_{\text{step}}$ .

\* For  $\Delta V_2$  the same sign (+ or -) should be used as in equation [2].

**RATINGS**

Limiting values as in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{DD}$	-0,5 to + 15 V
Voltage on any input	$V_I$	-0,5 to $V_{DD} + 0,5$ V
D.C. current into any input or output	$\pm I_I$	max. 10 mA
Storage temperature range	$T_{stg}$	-25 to + 125 °C
Operating ambient temperature range	$T_{amb}$	-40 to + 85 °C

**D.C. CHARACTERISTICS** $V_{SS} = 0$  V

parameter	$V_{DD}$ V	symbol	$T_{amb}$ (°C)						unit	notes	
			-40		+ 25			+ 85			
			min.	max.	min.	typ.	max.	min.			max.
Quiescent device current	10,0	$I_{DD}$		1200			1200		1200	$\mu$ A	1
Operating supply current	8,2	$I_{DD}$		2,0			2,0		2,0	mA	2
Input leakage current	6,0 8,2 10,0	$\pm I_I$ $\pm I_I$ $\pm I_I$		300 300 300			300 300 300		1000 1000 1000	nA nA nA	3
HIGH level input voltage select input $I_1$	6,0 8,2 10,0	$V_{IH}$ $V_{IH}$ $V_{IH}$	4,2 5,8 7,0		4,2 5,8 7,0			4,2 5,8 7,0		V V V	
LOW level input voltage select input $I_1$	6,0 8,2 10,0	$V_{IL}$ $V_{IL}$ $V_{IL}$		1,8 2,4 3,0	2,4		1,8 2,4 3,0		1,8 3,0	V V V	
HIGH level output voltage	6,0 8,2 10,0	$V_{OH}$ $V_{OH}$ $V_{OH}$	5,95 8,15 9,95		5,95 8,15 9,95			5,95 8,15 9,95		V V V	4
LOW level output voltage	6,0 8,2 10,0	$V_{OL}$ $V_{OL}$ $V_{OL}$		0,05 0,05 0,05			0,05 0,05 0,05		0,05 0,05 0,05	V V V	4
Output current HIGH	6,0 8,2 10,0	$-I_{OH}$ $-I_{OH}$ $-I_{OH}$	0,6 0,85 1,0		0,5 0,7 0,85			0,35 0,45 0,6		mA mA mA	5
Output current LOW	6,0 8,2 10,0	$I_{OL}$ $I_{OL}$ $I_{OL}$	0,65 1,0 1,3		0,5 0,8 1,0			0,4 0,6 0,8		mA mA mA	6

For notes see page 6.



parameter	V <sub>DD</sub> V	symbol	T <sub>amb</sub> (°C)						unit	notes	
			-40		+ 25			+ 85			
			min.	max.	min.	typ.	max.	min.			max.
Input voltage control input V <sub>C</sub>	6,0	V <sub>IC</sub>	0,0	6,0	0,0		6,0	0,0	6,0	V	
	8,2	V <sub>IC</sub>	0,0	8,2	0,0		8,2	0,0	8,2	V	
	10,0	V <sub>IC</sub>	0,0	10,0	0,0		10,0	0,0	10,0	V	
Input voltage V <sub>ref max</sub> input	6,0	V <sub>IR max</sub>	3,6	5,5	3,6		5,5	3,6	5,5	V	
	8,2	V <sub>IR max</sub>	3,6	7,7	3,6		7,7	3,6	7,7	V	
	10,0	V <sub>IR max</sub>	3,6	9,5	3,6		9,5	3,6	9,5	V	
Input voltage V <sub>ref min</sub> input	6,0	V <sub>IR min</sub>	0,5	1,0	0,5		1,0	0,5	1,0	V	
	8,2	V <sub>IR min</sub>	0,5	4,5	0,5		4,5	0,5	4,5	V	
	10,0	V <sub>IR min</sub>	0,5	6,0	0,5		6,0	0,5	6,0	V	
V <sub>ref max</sub> – V <sub>ref min</sub>	6,0	ΔV <sub>I</sub>	3,0		3,0			3,0		V	
	8,2	ΔV <sub>I</sub>	3,0		3,0			3,0		V	
	10,0	ΔV <sub>I</sub>	3,0		3,0			3,0		V	
DC component bar output to back-plane output	8,2	± V <sub>BP</sub>		25		10	25		25	mV	7
Back-plane frequency	8,2	f <sub>BP</sub>	90	110		100		90	110	Hz	8
Input offset voltage	8,2	± V <sub>IO</sub>		120			120		120	mV	9
Step voltage variation	8,2	± ΔV <sub>step</sub>		50			50		50	mV	10
Input voltage slew rate V <sub>C</sub> input	6,0	SR		50			50		50	V/s	11
	8,2	SR		50			50		50	V/s	
	10,0	SR		50			50		50	V/s	

For notes see next page.

**Notes to D.C. characteristics**

1.  $V_{ref\ min} = 0,5\ V$ ,  $V_{ref\ max} = 9,5\ V$ ,  $V_c = V_{osc} = 0\ V$ ,  $I_1$  at  $V_{SS}$  or  $V_{DD}$ .
2. See Fig. 2.
3. Pin under test at  $V_{SS}$  or  $V_{DD}$ . All other inputs simultaneously at  $V_{SS}$  or  $V_{DD}$ .
4.  $I_O = 0$ , all inputs at  $V_{SS}$  or  $V_{DD}$ .
5.  $V_{OH} = V_{DD} - 0,5\ V$ , all inputs at  $V_{SS}$  or  $V_{DD}$ .
6.  $V_{OL} = 0,4\ V$ , all inputs at  $V_{SS}$  or  $V_{DD}$ .
7.  $f_{BP} = 100\ Hz$ , load segment outputs to back-plane output.  
 $C_1 - C_{18} \leq 0,01\ \mu F$ ,  $C_{BP} = C_1 + C_2 + \dots + C_{18} \leq 0,05\ \mu F$ ,  $R_1 - R_{18} \geq 2\ M\Omega$ .
8.  $R_{osc} = 0,1\ M\Omega$ ,  $C_{osc} = 390\ pF$ .
9. Number of segments 2 or 18.  
 For  $n = 2$ :

$$V_{IO} = V_c - V_{ref\ min} - \frac{(V_{ref\ max}) - (V_{ref\ min})}{18} \pm V_H$$

For  $n = 18$ :

$$V_{IO} = V_c - V_{ref\ max} + \frac{(V_{ref\ max}) - (V_{ref\ min})}{18} \pm V_H$$

10. See equation [1].
11. Condition applies with clock oscillator such that  $f_{BP} = 100\ Hz$ .




Fig. 3 Typical application.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

PCF21XX  
FAMILY

## LCD DRIVER

### GENERAL DESCRIPTION

The members of the PCF21XX family are single chip, silicon gate CMOS circuits. A three-line bus (CBUS) structure enables serial data transfer with microcontrollers. All inputs are CMOS/NMOS compatible.

#### Features

- Supply voltage 2,25 to 6,5 V
- Low current consumption
- Serial data input
- CBUS control
- One-point built-in oscillator
- Expansion possibility
- Power-on reset clear

	PCF2100	PCF2110	PCF2111	PCF2112
● LCD segments	40	60	64	32
● LED segments	—	2	—	—
● Multiplex rate	1:2	1:2	1:2	1:1
● Word length	22 bit	34 bit	34 bit	34 bit

### PACKAGE OUTLINES

PCF2100P: 28-lead DIL; plastic (SOT117).

PCF2110P:

PCF2111P: 40-lead DIL; plastic (SOT129).

PCF2112P:

PCF2100T: 28-lead mini-pack; plastic (SO28; SOT136A).

PCF2110T:

PCF2111T: 40-lead mini-pack; plastic (VSO40; SOT158A).

PCF2112T:





Fig. 1 Block diagram; PCF2100



**PINNING**

**Supply**

2	$V_{DD}$	positive supply
4	$V_{SS}$	negative supply

**Inputs**

1	CLB	clock burst (CBUS)
3	OSC	oscillator input
27	DATA	data line
28	DLEN	data line enable

} CBUS

**Outputs**

5 to 24	S20 to S1	LCD driver outputs
25	BP2	} backplane drivers (commons of LCD)
26	BP1	

Fig. 2 Pinning diagram; PCF2100




Fig. 3 Block diagram; PCF2110 (SOT-129).

DEVELOPMENT DATA




Fig. 4 Pinning diagram; PCF2110

**PINNING (SOT-129)**

**Supply**

11	V <sub>DD</sub>	positive supply
13	V <sub>SS</sub>	negative supply


**Inputs**

8	DATA	} CBUS
9	DLEN	
10	CLB	
12	OSC	oscillator input

**Outputs**

1 to 5	S5 to S1	} LCD driver outputs
6	BP2	
7	BP1	
14	S32	} LED driver outputs
15	S31	
16 to 40	S30 to S6	LCD driver outputs

# PCF21XX FAMILY



## PINNING (SOT-158A)

### Supply

2	V <sub>DD</sub>	positive supply
4	V <sub>SS</sub>	negative supply

### Inputs

1	CLB	clock burst (CBUS)
3	OSC	oscillator input
39	DATA	data line
40	DLEN	data line enable

} CBUS

### Outputs

5	S32	} LED driver outputs
6	S31	
7 to 36	S30 to S1	} LCD driver outputs
37	BP2	} backplane drivers (commons of LCD)
38	BP1	

Fig. 5 Pinning diagram; PCF2110




Fig. 6 Block diagram; PCF2111




Fig. 7 Pinning diagram; PCF2111





Fig. 8 Block diagram; PCF2112



**PINNING**

**Supply**

2	$V_{DD}$	positive supply
4	$V_{SS}$	negative supply

**Inputs**

1	CLB	} CBUS
3	OSC	
39	DATA	
40	DLEN	

**Outputs**

5 to 36	S32 to S1	LCD driver outputs
38	BP	backplane driver (common of LCD)
37	n.c.	not connected

Fig. 9 Pinning diagram; PCF2112



**FUNCTIONAL DESCRIPTION**

An LCD segment or LED output is activated when the corresponding DATA-bit is HIGH.

**PCF2100**

When DATA-bit 21 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 21 LOW, the B-latches (BP2) are loaded. CLB-pulse 23 transfers data from the shift register to the selected latches.

**PCF2110**

When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. Bits 31 and 32 contain the LED output information. With DATA-bit 33 LOW, the B-latches (BP2) are loaded and bits 31 and 32 are ignored. CLB-pulse 35 transfers data from the shift register to the selected latches.


**PCF2111**

When DATA-bit 33 is HIGH, the A-latches (BP1) are loaded. With DATA-bit 33 LOW, the B-latches (BP2) are loaded. CLB-pulse 35 transfers data from the shift register to the selected latches.

**PCF2112**


When DATA-bit 33 is HIGH, the latches are loaded. CLB-pulse 35 transfers data from the shift register to the selected latches.

DEVELOPMENT DATA



7297738.3

Fig. 10 CBUS data format.



7283447.2

Fig. 11 LED driver circuitry.

The following tests are carried out by the bus control logic:

- a. Test on leading zero.
- b. Test on number of DATA-bits.
- c. Test of disturbed DLEN and DATA signals during transmission.

If one of the test conditions is not fulfilled, no action follows the load condition (load pulse with DLEN LOW) and the driver is ready to receive new data.




Fig. 12 Timing diagram (except PCF2112).




Fig. 13 Timing diagram for PCF2112.





Fig. 14 Input circuitry.

**Note to Fig. 14**

$V_{SS}$  line is common. In systems where it is expected that  $V_{DD2} > V_{DD1} + 0,5 V$ , a resistor should be inserted to reduce the current flowing through the input protection. Maximum input current  $\leq 40 \mu A$ .

DEVELOPMENT DATA



(1) In the slave mode, the serial resistors between BP1 and BP2 of the PCF2111 and the backplane of the LCD must be  $> 2,7 k\Omega$ . In most applications the resistance of the interconnection to the LCD already has a higher value.

Fig. 15 Diagram showing expansion possibility (using PCF2111).

**Note to Fig. 15**

By connecting OSC to  $V_{SS}$  the BP-pins become inputs and generate signals synchronized to the single oscillator frequency, thus allowing expansion of several members of the PCF21XX family up to the BP drive capability of the master. The PCF2112 can only function as a master for other PCF2112s.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	-0,5	9,0	V
Input voltage range DLEN, CLB, DATA and OSC		$V_I$	$V_{SS}-0,5$	$V_{DD}+0,5$	V
Output voltage range BP1, BP2 and S1 to S32		$V_O$	$V_{SS}-0,5$	$V_{DD}+0,5$	V
Supply current		$\pm I_{DD}, \pm I_{SS}$	—	50	mA
DC input current		$\pm I_I$	—	20	mA
DC output current		$\pm I_O$	—	25	mA
Total power dissipation per package	note 1	$P_{tot}$	—	500	mW
Power dissipation per output		$P_O$	—	100	mW
Storage temperature range		$T_{stg}$	-65	+150	°C

#### Note to the ratings

1. Derate by 7,7 mW/°C when  $T_{amb} > 60$  °C.

### HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handling MOS devices').

## DC CHARACTERISTICS

$V_{SS} = 0\text{ V}$ ;  $V_{DD} = 2,25\text{ to }6,5\text{ V}$ ;  $T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ ;  $R_O = 1\text{ M}\Omega$ ;  $C_O = 680\text{ pF}$ ; unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage		$V_{DD}$	2,25	—	6,5	V
Supply current	note 1	$I_{DD1}$	—	20	50	$\mu\text{A}$
Supply current	note 1; $T_{amb} = -25\text{ to }+85\text{ }^{\circ}\text{C}$	$I_{DD2}$	—	20	30	$\mu\text{A}$
Power-on reset level	note 2	$V_{POR}$	—	1,0	1,4	V
<b>Inputs CLB, DATA DLEN</b>						
Input voltage						
LOW		$V_{IL}$	—	—	0,8	V
HIGH		$V_{IH}$	2,0	—	—	V
Leakage current	$V_I = V_{SS}\text{ or }V_{DD}$	$\pm I_I$	—	—	1	$\mu\text{A}$
Input capacitance	note 3	$C_I$	—	—	10	pF
<b>Input OSC</b>						
Oscillator start-up current	$V_I = V_{SS}$	$I_{OSC}$	0,5	1,2	5,0	$\mu\text{A}$
<b>LCD outputs</b>						
DC component of backplane drivers		$\pm V_{BP}$	—	20	—	mV
Backplane driver output impedance	note 4; $V_{DD} = 5\text{ V}$	$R_{BP}$	—	0,5	5	$\text{k}\Omega$
Segment driver output impedance	note 4; $V_{DD} = 5\text{ V}$	$R_S$	—	1	7	$\text{k}\Omega$
<b>LED outputs (S31 and S32 in PCF2110)</b>						
Output current LOW	$V_{OL} = 0,4\text{ V}; V_{DD} = 5\text{ V}$	$I_{OL}$	8	14	—	mA
Output leakage current	$V_O = V_{DD}$	$\pm I_O$	—	—	1	$\mu\text{A}$
Load current		$I_{LED}$	—	—	20	mA

AC CHARACTERISTICS (note 5)

$V_{SS} = 0\text{ V}$ ;  $V_{DD} = 2,25\text{ to }6,5\text{ V}$ ;  $T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ ;  $R_O = 1\text{ M}\Omega$ ;  $C_O = 680\text{ pF}$ ; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Inputs CLB, DATA DLEN</b>						
Data set-up time		$t_{SUDA}$	3	—	—	$\mu\text{s}$
Data hold time		$t_{HDDA}$	3	—	—	$\mu\text{s}$
Leading zero set-up time		$t_{SULZ}$	3	—	—	$\mu\text{s}$
Enable set-up time		$t_{SUEN}$	1	—	—	$\mu\text{s}$
Disable set-up time		$t_{SUDI}$	2	—	—	$\mu\text{s}$
Load pulse set-up time		$t_{SULD}$	2,5	—	—	$\mu\text{s}$
Busy time		$t_{BUSY}$	3	—	—	$\mu\text{s}$
CLB HIGH time		$t_{WH}$	1	—	—	$\mu\text{s}$
CLB LOW time		$t_{WL}$	5	—	—	$\mu\text{s}$
CLB period		$t_{CLB}$	10	—	—	$\mu\text{s}$
Rise and fall times		$t_r, t_f$	—	—	10	$\mu\text{s}$
<b>LCD timing</b>						
LCD frame frequency		$f_{LCD}$	60	75	100	Hz
LCD frame frequency for PCF2112	$C_O = 1,5\text{ nF}$	$f_{LCD}$	30	35	50	Hz
Transfer time with test loads	$V_{DD} = 5\text{ V}$	$t_{BS}$	—	20	100	$\mu\text{s}$
Driver delay with test loads	$V_{DD} = 5\text{ V}$	$t_{PLCD}$	—	20	100	$\mu\text{s}$

**Notes to the characteristics**

1. Outputs open; CBUS inactive.
2. Resets all logic, when  $V_{DD} < V_{POR}$ .
3. Periodically sampled (not 100% tested).
4. Outputs measured one at a time.
5. All timing values are referred to  $V_{IH}$  and  $V_{IL}$  levels with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .





Fig. 16 Test loads.

DEVELOPMENT DATA



(1) Load pulse 23 (for PCF2100).  
(2) Load pulse 35 (for PCF2110, PCD2111 and PCF2112; see Fig. 10).

Fig. 17 CBUS timing.






Fig. 18 Displays frequency as a function of supply voltage;  $C_O = 680 \text{ pF}$  (except PCF2112).

—  $T_{\text{amb}} = -40 \text{ }^\circ\text{C}$ ;  
 - - -  $T_{\text{amb}} = +25 \text{ }^\circ\text{C}$ ;  
 - . . -  $T_{\text{amb}} = +85 \text{ }^\circ\text{C}$ .




Fig. 19 Display frequency as a function of supply voltage;  $C_O = 1,5 \text{ nF}$  (except PCF2112).

—  $T_{\text{amb}} = -40 \text{ }^\circ\text{C}$ ;  
 - - -  $T_{\text{amb}} = +25 \text{ }^\circ\text{C}$ ;  
 - . . -  $T_{\text{amb}} = +85 \text{ }^\circ\text{C}$ .




Fig. 20 Display frequency as a function of  $R_O$  and  $C_O$ ;  $T_{\text{amb}} = +25 \text{ }^\circ\text{C}$ ;  $V_{DD} = 5 \text{ V}$ .

—  $R_O = 1 \text{ M}\Omega$ ;  
 - - -  $R_O = 100 \text{ k}\Omega$ .




Fig. 21 Supply current as a function of supply voltage.

—  $T_{\text{amb}} = -40 \text{ }^\circ\text{C}$ ;  
 - - -  $T_{\text{amb}} = +25 \text{ }^\circ\text{C}$ ;  
 - . . -  $T_{\text{amb}} = +85 \text{ }^\circ\text{C}$ .




Fig. 22 Output resistance of backplane and segments.

—  $T_{amb} = -40\text{ }^{\circ}\text{C}$ ;  
 - - -  $T_{amb} = +25\text{ }^{\circ}\text{C}$ ;  
 - . - . -  $T_{amb} = +85\text{ }^{\circ}\text{C}$ .




Fig. 23 Output current as a function of supply voltage (only PCF2112).

—  $T_{amb} = -40\text{ }^{\circ}\text{C}$ ;  
 - - -  $T_{amb} = +25\text{ }^{\circ}\text{C}$ ;  
 - . - . -  $T_{amb} = +85\text{ }^{\circ}\text{C}$ .

## LCD FLAT-PANEL ROW/COLUMN DRIVER

### GENERAL DESCRIPTION


The PCF2201 is a row or column LCD driver, designed to drive LCD flat-panels at multiplex rates of up to 1 : 256. The PCF2201 converts serial or parallel 4-bit display data into parallel LCD drive waveforms, capable of driving up to 81 rows or 80 columns of an LCD matrix. The PCF2201 is cascadable, enabling it to drive any LCD flat-panel matrix. The PCF2201 is controlled by an alphanumeric/graphic controller.

### Features

- Row or column drive capability
- 80 data latches
- 81 stage bidirectional shift register
- 81 LCD drive outputs
- Proprietary margin control drive output
- Low drive impedance
- LCD drive voltage of up to 25 V
- 5 V logic compatibility
- High speed operation (4 MHz)
- Multiplex rates of up to 1 : 256
- Externally adjusted bias voltages
- Maximum LCD voltage and  $V_{DD}$  may be separated
- 64/65 pin programmable output operation mode
- Low power consumption
- Overall flat-panel power consumption minimized
- Pin programmable right/left orientation for convenience of flat-panel construction
- Optimized pinning for single plane wiring
- Space-saving 120-lead Tape-Automated Bonding package
- Manufactured in silicon gate CMOS process

### PACKAGE OUTLINE


PCF2201V: 120-lead Tape-Automated Bonding (TAB) module (SOT235)



7281313.1

Fig. 1 Block diagram.

DEVELOPMENT DATA



7Z81314.2

Fig. 2 Pinning diagram.

(1) mark orientation

## PINNING FUNCTIONS

mnemonic	I/O	function																																			
V <sub>DD</sub>	P	Positive supply voltage (5 V)																																			
V <sub>SS</sub>	P	Logic ground (0 V)																																			
V <sub>1</sub>	P	Most positive LCD supply voltage ( $\leq V_{DD}$ ), selection level																																			
V <sub>2</sub> /V <sub>3</sub>	P	Upper non-selection level for row (V <sub>2</sub> ) or column (V <sub>3</sub> ) driver																																			
V <sub>4</sub> /V <sub>5</sub>	P	Lower non-selection level for row (V <sub>5</sub> ) or column (V <sub>4</sub> ) driver																																			
V <sub>EE</sub>	P	Most negative LCD supply voltage (−20 V), selection level																																			
Y1 to Y80	O	Liquid crystal driver outputs																																			
CL1	I	Clock for 81 stage bidirectional shift register Loads parallel data from the data presentation latch and frame control in column driver mode Shifts data in row driver mode Negative edge triggered																																			
CL2	I	Data transfer clock in column driver modes  Data must be valid on the negative edge of CL2 Unused in row driver mode (may be left open)																																			
COL/ $\overline{ROW}$	I	Column/row driver mode select																																			
P/ $\overline{S}$	I	Parallel/serial mode select for column drivers Tie to V <sub>SS</sub> in row driver mode																																			
SHL	I	Shift direction select																																			
D0 to D3	I	Data inputs in column driver modes Unused in row driver mode (may be left open) Filling order: <table border="1" data-bbox="369 1189 1202 1432"> <thead> <tr> <th>COL/<math>\overline{ROW}</math></th> <th>P/<math>\overline{S}</math></th> <th>SHL</th> <th>D0</th> <th>D1</th> <th>D2</th> <th>D3</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>L</td> <td>L</td> <td>Y1, Y2, Y3,..</td> <td>unused</td> <td>unused</td> <td>unused</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td>Y80, Y79,...</td> <td>(may be left open)</td> <td>(may be left open)</td> <td>(may be left open)</td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td>Y1, Y5, Y9,..</td> <td>Y2, Y6, Y10,..</td> <td>Y3, Y7, Y11,..</td> <td>Y4, Y8, Y12,..</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td>Y80, Y76,...</td> <td>Y79, Y75,....</td> <td>Y78, Y74,....</td> <td>Y77, Y73,.....</td> </tr> </tbody> </table> Also in the <b>serial</b> column driver mode, a multiple of 4 data bits must always be transferred. Add dummy bits if necessary	COL/ $\overline{ROW}$	P/ $\overline{S}$	SHL	D0	D1	D2	D3	H	L	L	Y1, Y2, Y3,..	unused	unused	unused	H	L	H	Y80, Y79,...	(may be left open)	(may be left open)	(may be left open)	H	H	L	Y1, Y5, Y9,..	Y2, Y6, Y10,..	Y3, Y7, Y11,..	Y4, Y8, Y12,..	H	H	H	Y80, Y76,...	Y79, Y75,....	Y78, Y74,....	Y77, Y73,.....
COL/ $\overline{ROW}$	P/ $\overline{S}$	SHL	D0	D1	D2	D3																															
H	L	L	Y1, Y2, Y3,..	unused	unused	unused																															
H	L	H	Y80, Y79,...	(may be left open)	(may be left open)	(may be left open)																															
H	H	L	Y1, Y5, Y9,..	Y2, Y6, Y10,..	Y3, Y7, Y11,..	Y4, Y8, Y12,..																															
H	H	H	Y80, Y76,...	Y79, Y75,....	Y78, Y74,....	Y77, Y73,.....																															

DEVELOPMENT DATA

mnemonic	I/O	function					
RL/ $\overline{EL}$ RR/ $\overline{ER}$	I/O	Left/right serial input/outputs in row driver mode, left/right enable input/outputs in column driver modes					
		COL/ $\overline{ROW}$	P/ $\overline{S}$	SHL	RL/ $\overline{EL}$	RR/ $\overline{ER}$	comments
		L	L	L	I	O	shift direction: RL/ $\overline{EL}$ $\rightarrow$ RR/ $\overline{ER}$ (Y1 $\rightarrow$ F/Y81)
		L	L	H	O	I	shift direction: RR/ $\overline{ER}$ $\rightarrow$ RL/ $\overline{EL}$ (F/Y81 $\rightarrow$ Y1)
		H	L	L	I	O	RR/ $\overline{ER}$ goes LOW 80 CL2 pulses after RL/ $\overline{EL}$
		H	L	H	O	I	RL/ $\overline{EL}$ goes LOW 80 CL2 pulses after RR/ $\overline{ER}$
		H	H	L	I	O	RR/ $\overline{ER}$ goes LOW 20 CL2 pulses after RL/ $\overline{EL}$
		H	H	H	O	I	RL/ $\overline{EL}$ goes LOW 20 CL2 pulses after RR/ $\overline{ER}$
<p>In the serial column mode, the device accepts one bit of display data at each CL2 pulse after RL/<math>\overline{EL}</math> (or RR/<math>\overline{ER}</math> respectively) goes LOW                      When 80 bits of display data have been accepted, the device accepts no further display data and takes its output RR/<math>\overline{ER}</math> (or RL/<math>\overline{EL}</math> respectively) LOW, thereby enabling the next PCF2201 to accept display data                      The sequence is reset when CL1 is HIGH and CL2 is LOW</p> <p>In the parallel column mode, the device accepts one nibble of display data at each CL2 pulse after RL/<math>\overline{EL}</math> (or RR/<math>\overline{ER}</math> respectively) goes LOW                      When 20 nibbles of display data have been accepted, the device accepts no further display data and takes its output RR/<math>\overline{ER}</math> (or RL/<math>\overline{EL}</math> respectively) LOW, thereby enabling the next PCF2201 to accept display data.                      The sequence is reset when CL1 is HIGH and CL2 is LOW</p>							
LNG	I	Length control					
		COL/ $\overline{ROW}$	LNG	SHL	description	valid Yi	undefined Yi
		L	L	L	65-bit row mode operation	Y1...Y65 Y17...Y80, F/Y81	Y66...Y80, F/Y81 Y1...Y16
		L	L	H	65-bit row mode operation	Y1...Y80, F/Y81	—
		L	H	L	81-bit row mode operation	Y1...Y80, F/Y81	—
		L	H	H	81-bit row mode operation	Y1...Y80, F/Y81	—
		H	L	L	64-bit column mode operation	Y1...Y64 Y17...Y80	Y65...Y80 Y1...Y16
		H	L	H	64-bit column mode operation	Y1...Y80	—
H	H	L	80-bit column mode operation	Y1...Y80	—		
H	H	H	80-bit column mode operation	Y1...Y80	—		
<p>In 80/81-bit operation, the device behaves as previously described                      In 64/65-bit operation, the device behaves as if all resources have been reduced to 64/65 instances; i.e. 16 outputs (determined by SHL) can no longer be accessed and should be left open circuit.</p>							

## PINNING FUNCTIONS (continued)

mnemonic	I/O	function																																							
F/Y81*	O	Frame output in column driver mode It continuously delivers the select or non-select column driver LCD voltages depending on the state of the frame control The frame output is used to blank the flat-panel display margin outside the actual LCD matrix Liquid crystal driver output, number 81 in row driver mode																																							
FON	I	Frame control Defines the contents of the shift register cell corresponding to F/Y81 in column driver mode Tie to $V_{DD}$ or $V_{SS}$ in row driver mode																																							
M	I	Signal to convert LCD drive waveform into a.c.:																																							
		<table border="1"> <thead> <tr> <th>COL/<math>\overline{ROW}</math></th> <th>SR data</th> <th>M</th> <th>output level (<math>Y_i</math> or F/Y81)</th> <th>note</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> <td><math>V_2/V_3</math></td> <td rowspan="4">row driver</td> </tr> <tr> <td>L</td> <td>L</td> <td>H</td> <td><math>V_4/V_5</math></td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> <td><math>V_{EE}</math></td> </tr> <tr> <td>L</td> <td>H</td> <td>H</td> <td><math>V_1</math></td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> <td><math>V_2/V_3</math></td> <td rowspan="4">column driver</td> </tr> <tr> <td>H</td> <td>L</td> <td>H</td> <td><math>V_4/V_5</math></td> </tr> <tr> <td>H</td> <td>H</td> <td>L</td> <td><math>V_1</math></td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> <td><math>V_{EE}</math></td> </tr> </tbody> </table>	COL/ $\overline{ROW}$	SR data	M	output level ( $Y_i$ or F/Y81)	note	L	L	L	$V_2/V_3$	row driver	L	L	H	$V_4/V_5$	L	H	L	$V_{EE}$	L	H	H	$V_1$	H	L	L	$V_2/V_3$	column driver	H	L	H	$V_4/V_5$	H	H	L	$V_1$	H	H	H	$V_{EE}$
		COL/ $\overline{ROW}$	SR data	M	output level ( $Y_i$ or F/Y81)	note																																			
		L	L	L	$V_2/V_3$	row driver																																			
		L	L	H	$V_4/V_5$																																				
		L	H	L	$V_{EE}$																																				
		L	H	H	$V_1$																																				
		H	L	L	$V_2/V_3$	column driver																																			
H	L	H	$V_4/V_5$																																						
H	H	L	$V_1$																																						
H	H	H	$V_{EE}$																																						
n.c.	—	not connected																																							

\* Patent application pending.



## FUNCTIONAL DESCRIPTION

### 4-level driver

One of the liquid crystal driver levels ( $V_1$ ,  $V_2/V_3$ ,  $V_4/V_5$  and  $V_{EE}$ ) is output onto lines Y1 to Y80 and F/Y81 depending on the state of the relevant level shifter.

### Level shifter

The level shifter converts logic level driver information into LCD level selection signals. The LCD level selection signals are dependent on the contents of the 81 stage bidirectional shift register and the state of signals M and COL/ $\overline{ROW}$ .

### 81 stage bidirectional shift register

In row driver mode the bidirectional shift register is used for the row line scan. In column driver mode the bidirectional shift register is used to hold column data until the next line is assembled in the data presentation latch.

### Column mode data presentation latch

The column mode data presentation latch provides temporary storage during transfer of column data required for the next row.

### Data scrambler

In serial column data transfer, the data scrambler converts 1-bit data to parallel 4-bit nibbles. Data is rearranged by the data scrambler according to the orientation (left or right) of the chip, as defined by pin SHL.

### Selector

The selector generates latch clocks  $\phi 1$  to  $\phi 20$  for the presentation latch. Selection is determined by the state of the up/down counter and the carry logic.

### Up/down counter, carry logic and control

Incoming column data storage locations are determined by the up/down counter making use of enable lines (RL/ $\overline{EL}$ , RR/ $\overline{ER}$ ) and the length control select (LNG). The carry logic inhibits the data transfer clock (CL2) in inactive column drivers, thereby reducing power dissipation. When data transfer to one column driver is completed, the subsequent column driver is enabled by the carry logic. The control part co-ordinates the up/down counter and carry logic, depending upon the condition of the device (SHL, COL/ $\overline{ROW}$ , P/ $\overline{S}$ , LNG, RL/ $\overline{EL}$  and RR/ $\overline{ER}$ ).

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{DD}$	$V_{SS} - 0,3$ to $V_{SS} + 7$	V
LCD supply voltage range	$V_{EE}$	$V_{DD} - 30$ to $V_{DD}$	V
$V_1, V_2/V_3$ voltage range (note 1)	$V_U$	$\frac{V_{DD} + V_{EE}}{2} - 1$ to $V_{DD}$	V
$V_4/V_5$ voltage range (note 1)	$V_L$	$V_{EE}$ to $\frac{V_{DD} + V_{EE}}{2} - 1$	V
Input voltage range (CL1, CL2, COL/ $\overline{ROW}$ , P/ $\overline{S}$ , SHL, D0, D1, D2, D3, RL/ $\overline{EL}$ , RR/ $\overline{ER}$ , LNG, FON, M)	$V_I$	$V_{SS} - 0,3$ to $V_{DD} + 0,3$	V
Output voltage range (RL/ $\overline{EL}$ , RR/ $\overline{ER}$ )	$V_O$	$V_{SS} - 0,3$ to $V_{DD} + 0,3$	V
Driver output voltage range (F/Y81, Y1 to Y80)	$V_Y$	$V_{EE} - 0,3$ to $V_{DD} + 0,3$	V
DC input current	$\pm I_I$	max.	20 mA
DC output current	$\pm I_O$	max.	25 mA
$V_{DD}, V_{SS}, V_1, V_2/V_3,$ $V_4/V_5$ or $V_{EE}$ current	$\pm I_{SUP}$	max.	20 mA
Power dissipation per package	$P_{tot}$	max.	400 mW
Power dissipation per output	$P_o$	max.	100 mW
Storage temperature range	$T_{stg}$		-65 to + 150 °C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## DC CHARACTERISTICS

 $V_{SS} = 0 \text{ V}; V_{DD} = 4,5 \text{ to } 5,5 \text{ V};$  $V_{EE} = 0 \text{ to } -20 \text{ V}; V_{DD} \geq V_1 \geq V_2/V_3 \geq \frac{V_{DD} + V_{EE}}{2} - 1 \text{ V} \geq V_4/V_5 \geq V_{EE}; f_M = 100 \text{ Hz}$  $T_{amb} = -40 \text{ to } +85 \text{ }^\circ\text{C};$  unless otherwise specified.

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Positive supply voltage		$V_{DD}$	4,5	—	5,5	V
Negative LCD supply voltage		$V_{EE}$	$V_{DD}-25$	—	$V_{DD}-5$	V
Static supply current	$f_{CL1} = f_{CL2} = 0 \text{ Hz}; \text{COL}/\overline{\text{ROW}} = \text{H}; \text{M} = \text{L};$ note 2	$I_{DD1}$	—	15	40	$\mu\text{A}$
Operating supply current	$\text{COL}/\overline{\text{ROW}} = \text{H};$ $f_{CL1} = 25 \text{ kHz};$ $f_{CL2} = 4 \text{ MHz};$ note 2	$I_{DD2}$	—	0,4	1	mA
Operating supply current	$\text{COL}/\overline{\text{ROW}} = \text{H};$ $\text{RL}/\overline{\text{EL}} = \text{H}$ (SHL = L) or $\text{RR}/\overline{\text{ER}} = \text{H}$ (SHL = H); $f_{CL1} = 25 \text{ kHz};$ note 2	$I_{DD3}$	—	50	150	$\mu\text{A}$
Operating supply current	$\text{COL}/\overline{\text{ROW}} = \text{L};$ $f_{CL1} = 100 \text{ kHz};$ note 2	$I_{DD4}$	—	75	200	$\mu\text{A}$
<b>Logic</b>						
Input voltage LOW		$V_{IL}$	0	—	$0,3 V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0,7 V_{DD}$	—	$V_{DD}$	V
Output voltage LOW to $\text{RL}/\overline{\text{EL}}$ and $\text{RR}/\overline{\text{ER}}$	$I_O = 0 \text{ mA}$	$V_{OL}$	—	—	0,05	V
Output voltage HIGH to $\text{RL}/\overline{\text{EL}}$ and $\text{RR}/\overline{\text{ER}}$	$I_O = 0 \text{ mA}$	$V_{OH}$	$V_{DD}-0,05$	—	—	V
Output current LOW to $\text{RL}/\overline{\text{EL}}$ and $\text{RR}/\overline{\text{ER}}$	$V_{OL} = 1 \text{ V}$	$I_{OL}$	1	—	—	mA

## DC CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
Output current HIGH RL/ $\overline{EL}$ and RR/ $\overline{ER}$	$V_{OH} = V_{DD} - 1\text{ V}$	$I_{OH}$	—	—	1	mA
Leakage current at CL1, CL2, COL/ $\overline{ROW}$ , P/ $\overline{S}$ , SHL, D0 to D3, RL/ $\overline{EL}$ , RR/ $\overline{ER}$ , LNG, FON and M		$\pm I_{L1}$	—	—	1	$\mu\text{A}$
Input capacitance	note 3	$C_I$	—	—	7	pF
<b>LCD outputs</b>						
Leakage current at $V_1, V_2/V_3, V_4/V_5$		$\pm I_{L2}$	—	—	2	$\mu\text{A}$
Resistance ON between $V_1, V_2/V_3, V_4/V_5$ , $V_{EE}$ and Y1 to Y80, F/Y81	$I_O = 100\ \mu\text{A}$ ; $V_{EE} = V_{DD} - 25\text{ V}$ note 4	$R_{ON}$	—	—	2	k $\Omega$

## AC CHARACTERISTICS (note 5)

$V_{SS} = 0\text{ V}$ ;  $V_{DD} = 4,5\text{ to }5,5\text{ V}$ ;

$V_{EE} = 0\text{ to }-20\text{ V}$ ;  $V_{DD} \geq V_1 \geq V_2/V_3 \geq \frac{V_{DD} + V_{EE}}{2} - 1\text{ V} \geq V_4/V_5 \geq V_{EE}$ ;

$f_M = 100\text{ Hz}$ ; see Figs 4 and 5;  $T_{amb} = -40\text{ to }+85\text{ }^\circ\text{C}$ ; unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
Column driver data transfer rate		$f_{CL2}$	—	—	4	MHz
CL2 HIGH time		$t_{CL2H}$	100	—	—	ns
CL2 LOW time		$t_{CL2L}$	100	—	—	ns
CL2 rise time		$t_{CL2r}$	—	—	25	ns
CL2 fall time		$t_{CL2f}$	—	—	25	ns
Row driver clock rate		$f_{CL1}$	—	—	100	kHz
CL1 HIGH time		$t_{CL1H}$	275	—	—	ns
CL1 LOW time		$t_{CL1L}$	5	—	—	$\mu\text{s}$
CL1 rise time		$t_{CL1r}$	—	—	50	ns
CL1 fall time		$t_{CL1f}$	—	—	50	ns

AC CHARACTERISTICS (continued)

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Column data set-up time	COL/ $\overline{\text{ROW}}$ = H	t <sub>SUC</sub>	50	—	—	ns
Column data hold time	COL/ $\overline{\text{ROW}}$ = H	t <sub>HDC</sub>	30	—	—	ns
Row data set-up time	COL/ $\overline{\text{ROW}}$ = L	t <sub>SUR</sub>	200	—	—	ns
Row data hold time	COL/ $\overline{\text{ROW}}$ = L	t <sub>HDR</sub>	0	—	—	ns
Enable HIGH to CL2 set-up time	COL/ $\overline{\text{ROW}}$ = H	t <sub>ECH</sub>	90	—	—	ns
Enable LOW to CL2 set-up time	COL/ $\overline{\text{ROW}}$ = H	t <sub>ECL</sub>	85	—	—	ns
Propagation delay to enable HIGH	COL/ $\overline{\text{ROW}}$ = H	t <sub>PEH</sub>	—	—	185	ns
Propagation delay to enable LOW	COL/ $\overline{\text{ROW}}$ = H	t <sub>PEL</sub>	—	—	140	ns
CL2 to CL1 time	COL/ $\overline{\text{ROW}}$ = H	t <sub>CL21</sub>	50	—	—	ns
CL1 to CL2 time	COL/ $\overline{\text{ROW}}$ = H	t <sub>CL12</sub>	50	—	—	ns
Overlap time of CL2 = LOW and CL1 = HIGH	COL/ $\overline{\text{ROW}}$ = H	t <sub>ov</sub>	275	—	—	ns
Propagation delay HIGH to RL/ $\overline{\text{EL}}$ , RR/ $\overline{\text{ER}}$	COL/ $\overline{\text{ROW}}$ = L	t <sub>PLH</sub>	20	—	200	ns
Propagation delay LOW to RL/ $\overline{\text{EL}}$ , RR/ $\overline{\text{ER}}$	COL/ $\overline{\text{ROW}}$ = L	t <sub>PHL</sub>	20	—	200	ns
Propagation delay to Y1 . . . Y80, F/Y81	V <sub>EE</sub> = V <sub>DD</sub> -20 V	t <sub>pY</sub>	—	—	3	μs

Notes to characteristics

1. Maintain  $V_{DD} \geq V_1 \geq V_2/V_3 \geq \frac{V_{DD} + V_{EE}}{2} - 1V \geq V_4/V_5 \geq V_{EE}$ .
2. Outputs open, inputs at V<sub>SS</sub> or V<sub>DD</sub>.
3. Periodically sampled, not 100% tested.
4. Outputs measured one at a time.
5. All timing values referred to V<sub>IH</sub> and V<sub>IL</sub> levels with an input voltage swing of V<sub>SS</sub> to V<sub>DD</sub>.



Fig. 3 Test loads.




Fig. 4 Column driver timing waveforms.

DEVELOPMENT DATA




Fig. 5 Row driver timing waveforms.

## APPLICATION INFORMATION

## Generation of LCD bias levels

Optimum contrast for LCD flat-panels is achieved when the bias levels are selected using the formulae in Table 1. The multiplex rate is denoted by the variable  $n$  ( $n \geq 9$ ).  $V_{th}$  is defined as the LCD threshold voltage, typically where the LCD exhibits approximately 10% contrast. The ratio of the 'ON' voltage to the 'OFF' voltage is discrimination (D) and is a measure of the flat-panel contrast at a given multiplex rate.

**Table 1** LCD flat-panel bias levels for optimum contrast ( $V_{op} = V_1 - V_{EE}$ )

$\frac{V_2}{V_{op}} = \frac{\sqrt{n}}{\sqrt{n+1}}$	$\frac{V_3}{V_{op}} = \frac{\sqrt{n}-1}{\sqrt{n+1}}$	$\frac{V_4}{V_{op}} = \frac{2}{\sqrt{n+1}}$	$\frac{V_5}{V_{op}} = \frac{1}{\sqrt{n+1}}$
$\frac{V_{off(rms)}}{V_{op}} = \sqrt{\frac{2(\sqrt{n}-1)}{\sqrt{n}(\sqrt{n+1})^2}}$	$\frac{V_{on(rms)}}{V_{op}} = \sqrt{\frac{1}{n} + \frac{\sqrt{n}-1}{n(\sqrt{n+1})}}$		
$D = \frac{V_{on(rms)}}{V_{off(rms)}} = \frac{\sqrt{n-1}}{\sqrt{n-1}}$	$\frac{V_{op}}{V_{th}} = \frac{\sqrt{n+1}}{\sqrt{2(1-1/\sqrt{n})}}$		



The intermediate bias levels are generated by a resistive divider (see Fig. 6). Capacitors (C) are used to smooth out switching transients. Considerable power consumption may result by using this arrangement when driving a large LCD flat-panel, because of the low impedance of the resistive divider.

DEVELOPMENT DATA




Fig. 6 Unbuffered LCD biasing level generation.

A better solution for LCD flat-panel biasing is presented in Fig. 7. The operational amplifiers provide low impedance biasing with a low power consumption. The fairly high impedance which can be implemented at the resistive divider, helps maintain low power consumption. One diode voltage drop separates V1 from VDD to compensate for the limited common mode voltage range ( $V+ -1,5 V$ ) when the operational amplifiers are powered between VDD and VEE.




Fig. 7 Buffered LCD bias level generation.

**Typical LCD flat-panel application**

Alphanumeric/graphic computer terminals with LCD flat-panel screens using 200 x 640 dots are very popular. The format of 200 x 640 is compatible with the standard 25 lines by 80 characters at 8 x 8 dot character fonts. Fig. 8 gives a possible circuit using 19 PCF2201's, with upper and lower half screens used for good contrast. The use of half screens reduces the multiplex rate to 1:100 (Fig. 9 gives the timing information).

DEVELOPMENT DATA




Fig. 8 LCD flat-panel with 1:100 multiplex rate in upper and lower half screens.





Fig. 9 Timing for the upper half screen of the LCD flat-panel (Fig. 8).  
For the lower half screen, replace RR/ER, DU0, DU1, DU2 and DU3  
with RL/EL, DL0, DL1, DL2, DL3.

### Margin control

The used area of the flat-panel matrix is normally smaller than the LCD glass surface. Connection lines outside of the used area of the matrix carry row or column LCD signals (see Fig. 10A). This 'null' state differs slightly in colour from the 'OFF' state pixel for twisted nematic LCD. The structural change in the margin zone is noticeable.

When a high contrast Philips LCD flat-panel of the supertwisted birefringence effect (SBE) type is employed, the situation becomes critical. The colour of the 'OFF' state appears blue and the colour of the 'ON' state appears grey or white. Therefore inverted information is sent to the display, generating dark (blue) characters on a light (grey) background. The margin zone is treated as an extension of the used matrix area (see Fig. 10B), to avoid the margin zone appearing as a dark blue frame. This is extended out to a region where the LCD glass can be covered up. The additional row requires an increase in the multiplex rate from  $n$  to  $n + 1$ , the additional column is realized by the frame output of the furthest left and right column drivers of the flat-panel. This removes the requirement for additional column drivers packages to provide margin control.



(A) without margin control

(B) with margin control


Fig. 10 Upper left corner of the LCD flat-panel.

### Single plane wiring

The pinning of the PCF2201 tape-automated bonding package has been selected for ease of wiring. One side of this package contains no pins. The adjacent logic level lines are arranged so that they can be bussed in a single plane on the printed circuit board, which allows single sided substrates to be used.

For ease of wiring layout it is suggested to use the bus-level numbers (see Fig. 2) since most supply lines can be run through at the same level. On the actual package there are 120 pins, of which 19 pins are not internally connected. These extra pins are due to single plane wiring gaps and enhance stability in surface mounting.

CHIP DIMENSIONS AND BONDING PAD LOCATIONS



Chip area: 25,65 mm<sup>2</sup>

Bonding pad dimensions: 104 μm x 104 μm

Fig. 11 Bonding pad locations.

**Table 2** Bonding pad centre locations (dimensions in  $\mu\text{m}$ )

All x/y co-ordinates are referenced to the bottom left corner, see Fig. 11.

DEVELOPMENT DATA

pad	X	Y	pad	X	Y
D3	1556	6526	Y43	2364	154
D2	1372	6526	Y44	2540	154
D1	1188	6526	Y45	2716	154
D0	1004	6526	Y46	2892	154
RL/ $\overline{\text{EL}}$	820	6526	Y47	3068	154
P/ $\overline{\text{S}}$	636	6526	Y48	3244	154
LNG	452	6526	Y49	3420	154
COL/ $\overline{\text{ROW}}$	268	6526	Y50	3596	154
CL2	156	5982	Y51	3684	702
Y1	156	5806	Y52	3684	878
Y2	156	5630	Y53	3684	1054
Y3	156	5454	Y54	3684	1230
Y4	156	5278	Y55	3684	1406
Y5	156	5102	Y56	3684	1582
Y6	156	4926	Y57	3684	1758
Y7	156	4750	Y58	3684	1934
Y8	156	4574	Y59	3684	2110
Y9	156	4398	Y60	3684	2286
Y10	156	4222	Y61	3684	2462
Y11	156	4046	Y62	3684	2638
Y12	156	3870	Y63	3684	2814
Y13	156	3694	Y64	3684	2990
Y14	156	3518	Y65	3684	3166
Y15	156	3342	Y66	3684	3342
Y16	156	3166	Y67	3684	3518
Y17	156	2990	Y68	3684	3694
Y18	156	2814	Y69	3684	3870
Y19	156	2638	Y70	3684	4046
Y20	156	2462	Y71	3684	4222
Y21	156	2286	Y72	3684	4398
Y22	156	2110	Y73	3684	4574
Y23	156	1934	Y74	3684	4750
Y24	156	1758	Y75	3684	4926
Y25	156	1582	Y76	3684	5102
Y26	156	1406	Y77	3684	5278
Y27	156	1230	Y78	3684	5454
Y28	156	1054	Y79	3684	5630
Y29	156	878	Y80	3684	5806
Y30	156	702	F/Y81	3684	5982
Y31	252	154	VEE	3580	6526
Y32	428	154	V4/V5	3396	6526
Y33	604	154	V2/V3	3212	6526
Y34	780	154	V1	3028	6526
Y35	956	154	M	2844	6526
Y36	1132	154	CL1	2660	6526
Y37	1308	154	VDD	2476	6526
Y38	1484	154	SHL	2292	6526
Y39	1660	154	FON	2108	6526
Y40	1836	154	VSS	1924	6526
Y41	2012	154	RR/ER	1740	6526
Y42	2188	154			







FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER FAMILY

### DESCRIPTION

An advanced CMOS process is used to manufacture the PCF84CXXX microcontroller family. The family consists of the following devices:

- PCF84C00
- PCF84C12
- PCF84C121
- PCF84C430
- PCF84C21
- PCF84C22
- PCF84C230
- PCF84C470
- PCF84C41
- PCF84C42
- PCF84C270
- PCF84C640
- PCF84C81
- PCF84C85
- PCF84C271

This data sheet describes features of the PCF84CXXX microcontroller family which are common to several family members. For details on a particular device, consult the relevant data sheet.

All family members have quasi-bidirectional I/O port lines, a single-level vectored interrupt structure, an 8-bit timer/event counter and on-chip clock oscillator and clock circuits.

These efficient controllers also perform well as arithmetic processors. They have facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set is similar to that of the MAB8048 and the PCF84CXXX family is very similar to the MAB8400 family.

Features common to all family members are listed below.

### Features

- 8-bit CPU, ROM, RAM, I/O in a single DIL or SO package
- 1 K, 2 K, 4 K or 8 K x 8 ROM; there is also a ROM-less device
- 64, 128 or 256 x 8 RAM
- Quasi-bidirectional I/O port lines
- Two test inputs: one of which is also an external interrupt input
- Single-level vectored interrupt structure
- 8-bit programmable timer/event counter
- Clock frequency range: 100 kHz to 10 MHz
- Over 80 instructions (similar to those of the MAB8048) all of 1 or 2 cycles
- Single supply voltage (2,5 V to 5,5 V)
- STOP and IDLE modes
- Power-on-reset circuit
- Operating temperature range: -40 to + 85 °C

### PACKAGE OUTLINES

Consult individual data sheets.

# PCF84CXXX FAMILY




Fig. 1 PCF84CXXX block diagram.

FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLERS

### DESCRIPTION

An advanced CMOS process is used to manufacture the PCF84C12, PCF84C22 and PCF84C42 microcontrollers. Each device has 13 quasi-bidirectional I/O port lines, a single-level vectored interrupt structure, an 8-bit timer and on-chip clock oscillator and clock circuits. On-chip RAM and ROM content is as follows:

- PCF84C12 — 64 x 8 RAM, 1 K x 8 ROM
- PCF84C22 — 64 x 8 RAM, 2 K x 8 ROM
- PCF84C42 — 64 x 8 RAM, 4 K x 8 ROM

These efficient microcontrollers also perform well as arithmetic processors. The instruction set is similar to that of the MAB8048. They have bit handling abilities and facilities for both binary and BCD arithmetic.

These microcontrollers are members of the PCF84CXXX family. For detailed information, consult the PCF84CXXX data sheet.

### Features

- 8-bit CPU, ROM, RAM, I/O in a single 20-lead DIL or SO package
- 1 K, 2 K or 4 K x 8 ROM
- 64 x 8 RAM
- 2 timers (8-bit programmable)
- 13 quasi-bidirectional I/O port lines
- Two test inputs: one of which is also the external interrupt input
- Single-level, vectored interrupts: external and timer/event counter
- 8-bit programmable timer/event counter
- Clock frequency range: 100 kHz to 10 MHz
- Over 80 instructions (similar to those of the MAB8048) all of 1 or 2 cycles
- Single supply voltage (2.5 V to 5.5 V)
- STOP and IDLE modes
- Power-on-reset circuit
- Operating temperature range: -40 to + 85 °C

For following sections see PCF84CXXX family data sheet

Program memory  
Data memory  
Program counter stack  
IDLE and STOP modes  
I/O facilities  
Interrupts  
Oscillator  
Timer/event counters  
Program status word

Program counter  
Central processing unit  
Conditional branch logic  
Test input T1  
Power-on-reset

### PACKAGE OUTLINES

PCF84C12/22/42P: 20-lead DIL; plastic (SOT146).

PCF84C12/22/42T: 20-lead mini-pack; plastic (SO20, SOT163A).




Fig. 1 Block diagram.



PCF84C00  
PCF84C21/C  
PCF84C41/C  
PCF84C81/C

FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLERS WITH I<sup>2</sup>C-BUS INTERFACE

### DESCRIPTION

An advanced CMOS process is used to manufacture the PCF84C00, PCF84C21/C, PCF84C41/C and PCF84C81/C microcontrollers. The PCF84C21C, PCF84C41C and PCF84C81C operate at a higher clock frequency. Each device has 20 quasi-bidirectional I/O port lines, a serial I/O interface, a single-level vectored interrupt structure, an 8-bit timer/event counter and on-chip clock oscillator and clock circuits. On-chip RAM and ROM content is as follows:

- PCF84C00 — 256 x 8 RAM, external program memory
- PCF84C21 — 64 x 8 RAM, 2 K x 8 ROM
- PCF84C41 — 128 x 8 RAM, 4 K x 8 ROM
- PCF84C81 — 256 x 8 RAM, 8 K x 8 ROM

These efficient controllers also perform well as arithmetic processors. They have facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set is similar to that of the MAB8048.

These microcontrollers are members of the PCF84CXXX family. For detailed information, consult the PCF84CXXX data sheet.

### Features

- 8-bit CPU, ROM, RAM, I/O in a single 28-lead DIL or SO package
- 2K, 4 K or 8 K x ROM; also a ROM-less version
- 64, 128 or 256 x 8 RAM
- 20 quasi-bidirectional I/O port lines
- Two test inputs, one of which is also the external interrupt input
- Single-level vectored interrupts: external, timer/event counter and serial I/O
- I<sup>2</sup>C hardware interface for serial data transfer on two lines (serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Clock frequency range: 100 kHz to 10 MHz ; C versions: 1 MHz to 12 MHz
- Over 80 instructions (similar to those of the MAB8048) all of 1 or 2 cycles
- Single supply voltage (2,5 to 5,5 V)
- STOP and IDLE modes
- Power-on reset circuit
- Operating temperature range: -40 to +85 °C
- High current on Port 1: I<sub>OL</sub> = 10 mA at V<sub>OL</sub> = 1,2 V (all versions except the PCF84C00).

For following sections see PCF84CXXX family data sheet

Program memory  
Data memory  
Program counter stack  
IDLE and STOP modes  
I/O facilities  
Serial I/O  
Interrupts  
Oscillator  
Timer/event counter  
Program status word

Program counter  
Central processing unit  
Conditional branch logic  
Test input T1

Power-on reset  
Instruction set


### PACKAGE OUTLINES

PCF84C21/41/81P: 28-lead DIL; plastic (SOT117).

PCF84C21/41/81T: 28-lead mini-pack; plastic (SO28; SOT136A).

PCF84C00B : 28-lead 'piggy-back' package (supports up to 28-pin EPROM).

PCF84C00T : 56-lead mini-pack; plastic (VSO56; SOT190).



7297336.2

Fig. 1 Block diagram.




Fig. 1a Replacement of dotted section in Fig. 1, for the PCF84C00T ROM-less version.




Fig. 1b Replacement of dotted section in Fig. 1, for the PCF84C00B 'piggy-back' version.

7220149.1



FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## SINGLE-CHIP 8-BIT MICROCONTROLLER WITH 32 I/O LINES

### DESCRIPTION

The PCF84C85 microcontroller is manufactured in CMOS, and is designed to be an efficient controller as well as an arithmetic processor. The instruction set is based on that of the MAB8048 and is software compatible with the PCF84CXX family. The PCF84C85 has two additional derivative ports and the microcontroller has bit handling abilities and facilities for both binary and BCD arithmetic.

For detailed information on the PCF84CXX see the "Single-chip 8-bit Microcontrollers" user manual.


### Features

- 8-bit CPU, ROM, RAM, I/O in a single 40-lead DIL or mini-pack package
- 8 K ROM
- 256 RAM bytes
- 32 quasi-bidirectional I/O port lines
- Two test inputs: one of which is also the external interrupt input
- Single-level vectored interrupts: external, timer/event counter, serial I/O
- I<sup>2</sup>C hardware interface for two-line serial data transfer  
(serial I/O data via an existing port line and clock via a dedicated line)
- 8-bit programmable timer/event counter
- Clock frequency 100 kHz to 10 MHz
- Over 80 instructions (based on MAB8048) all of 1 or 2 cycles
- Single supply voltage from 2,5 V to 5,5 V
- STOP and IDLE mode
- Power-on-reset circuit
- Operating temperature range: -40 to +85 °C

### PACKAGE OUTLINES

PCF84C85P: 40-lead DIL; plastic (SOT129).

PCF84C85T: 40-lead; mini-pack (VSO40; SOT158).



7296650

Fig. 1 Block diagram.





## UNIVERSAL LCD DRIVER FOR LOW MULTIPLEX RATES

### GENERAL DESCRIPTION

The PCF8566 is a peripheral device which interfaces to almost any liquid crystal display (LCD) having low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 24 segments and can easily be cascaded for larger LCD applications. The PCF8566 is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional bus (I<sup>2</sup>C). Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

### Features

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing
- Selectable display bias configuration: static, 1/2 or 1/3
- Internal LCD bias generation with voltage-follower buffers
- 24 segment drives: up to twelve 8-segment numeric characters; up to six 15-segment alphanumeric characters; or any graphics of up to 96 elements
- 24 x 4-bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- LCD and logic supplies may be separated
- 2,5 V to 6 V power supply range
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- I<sup>2</sup>C bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers
- May be cascaded for large LCD applications (up to 1536 segments possible)
- Cascadable with the 40 segment LCD driver PCF8576
- Optimized pinning for single plane wiring in both single and multiple PCF8566 applications
- Space-saving 40-lead plastic mini-pack (VSO-40; SOT-158A)
- No external components required (even in multiple device applications)
- Manufactured in silicon gate CMOS process

### PACKAGE OUTLINES

PCF8566P: 40-lead DIL; plastic (SOT129).

PCF8566T: 40-lead mini-pack (VSO40; SOT158A).





Fig. 1 Block diagram.

7Z97485

DEVELOPMENT DATA



**PINNING**

1	SDA	I <sup>2</sup> C bus data input/output
2	SCL	I <sup>2</sup> C bus clock input/output
3	$\overline{\text{SYNC}}$	cascade synchronization input/output
4	CLK	external clock input/output
5	V <sub>DD</sub>	positive supply voltage
6	OSC	oscillator input
7	A0	} I <sup>2</sup> C bus subaddress inputs
8	A1	
9	A2	
10	SA0	I <sup>2</sup> C bus slave address bit 0 input
11	V <sub>SS</sub>	logic ground
12	V <sub>LCD</sub>	LCD supply voltage
13	BP0	} LCD backplane outputs
14	BP2	
15	BP1	
16	BP3	} LCD segment outputs
17	S0	
to	to	
40	S23	

Fig. 2 Pinning diagram.

**FUNCTIONAL DESCRIPTION**

The PCF8566 is a versatile peripheral device designed to interface any microprocessor to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 24 segments. The display configurations possible with the PCF8566 depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

**Table 1** Selection of display configurations

active back-plane outputs	no. of segments	7-segment numeric	14-segment alphanumeric	dot matrix
4	96	12 digits + 12 indicator symbols	6 characters + 12 indicator symbols	96 dots (4 x 24)
3	72	9 digits + 9 indicator symbols	4 characters + 16 indicator symbols	72 dots (3 x 24)
2	48	6 digits + 6 indicator symbols	3 characters + 6 indicator symbols	48 dots (2 x 24)
1	24	3 digits + 3 indicator symbols	1 characters + 10 indicator symbols	24 dots

All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig. 3. The host microprocessor/microcontroller maintains the two-line I<sup>2</sup>C bus communication channel with the PCF8566. The internal oscillator is selected by tying OSC (pin 6) to V<sub>SS</sub>. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies (V<sub>DD</sub>, V<sub>SS</sub> and V<sub>LCD</sub>) and to the LCD panel chosen for the application.




Fig. 3 Typical system configuration.

**Power-on reset**

At power-on the PCF8566 resets to a defined starting condition as follows:

1. All backplane outputs are set to  $V_{DD}$ .
2. All segment outputs are set to  $V_{DD}$ .
3. The drive mode '1 : 4 multiplex with 1/3 bias' is selected.
4. Blinking is switched off.
5. Input and output bank selectors are reset (as defined in Table 5).
6. The I<sup>2</sup>C bus interface is initialized.
7. The data pointer and the subaddress counter are cleared.

Data transfers on the I<sup>2</sup>C bus should be avoided for 1 ms following power-on to allow completion of the reset action.

**LCD bias generator**

The full-scale LCD voltage ( $V_{op}$ ) is obtained from  $V_{DD} - V_{LCD}$ . The LCD voltage may be temperature compensated externally through the  $V_{LCD}$  supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors connected between  $V_{DD}$  and  $V_{LCD}$ . The centre resistor can be switched out of circuit to provide a 1/2 bias voltage level for the 1 : 2 multiplex configuration.

**LCD voltage selector**

The LCD voltage selector coordinates the multiplexing of the LCD according to the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of  $V_{op} = V_{DD} - V_{LCD}$  and the resulting discrimination ratios (D), are given in Table 2.

**Table 2 Preferred LCD drive modes: summary of characteristics**

LCD drive mode	LCD bias configuration	$\frac{V_{off}(rms)}{V_{op}}$	$\frac{V_{on}(rms)}{V_{op}}$	$D = \frac{V_{on}(rms)}{V_{off}(rms)}$
static (1 BP)	static (2 levels)	0	1	$\infty$
1 : 2 MUX (2 BP)	1/2 (3 levels)	$\frac{\sqrt{2}}{4} = 0,354$	$\frac{\sqrt{10}}{4} = 0,791$	$\sqrt{5} = 2,236$
1 : 2 MUX (2 BP)	1/3 (4 levels)	$\frac{1}{3} = 0,333$	$\frac{\sqrt{5}}{3} = 0,745$	$\sqrt{5} = 2,236$
1 : 3 MUX (3 BP)	1/3 (4 levels)	$\frac{1}{3} = 0,333$	$\frac{\sqrt{33}}{9} = 0,638$	$\frac{\sqrt{33}}{3} = 1,915$
1 : 4 MUX (4 BP)	1/3 (4 levels)	$\frac{1}{3} = 0,333$	$\frac{\sqrt{3}}{3} = 0,577$	$\sqrt{3} = 1,732$

DEVELOPMENT DATA

**LCD voltage selector** (continued)

A practical value for  $V_{OP}$  is determined by equating  $V_{Off(rms)}$  with a defined LCD threshold voltage ( $V_{th}$ ), typically when the LCD exhibits approximately 10% contrast. In the static drive mode a suitable choice is  $V_{OP} \approx 3 V_{th}$ .

Multiplex drive ratios of 1 : 3 and 1 : 4 with 1/2 bias are possible but the discrimination and hence the contrast ratios are smaller ( $\sqrt{3} = 1,732$  for 1 : 3 multiplex or  $\sqrt{21}/3 = 1,528$  for 1 : 4 multiplex). The advantage of these modes is a reduction of the LCD full scale voltage  $V_{OP}$  as follows:


1 : 3 multiplex (1/2 bias) :  $V_{OP} = \sqrt{6} V_{Off(rms)} = 2,449 V_{Off(rms)}$

1 : 4 multiplex (1/2 bias) :  $V_{OP} = 4\sqrt{3}/3 V_{Off(rms)} = 2,309 V_{Off(rms)}$

These compare with  $V_{OP} = 3 V_{Off(rms)}$  when 1/3 bias is used.

**LCD drive mode waveforms**

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig. 4.



7Z91465

Fig. 4 Static drive mode waveforms:  $V_{OP} = V_{DD} - V_{LCD}$ .

When two backplanes are provided in the LCD the 1 : 2 multiplex drive mode applies. The PCF8566 allows use of 1/2 or 1/3 bias in this mode as shown in Figs 5 and 6.

DEVELOPMENT DATA




Fig. 5 Waveforms for 1 : 2 multiplex drive mode with 1/2 bias:  $V_{op} = V_{DD} - V_{LCD}$ .

LCD drive mode waveforms (continued)






Fig. 6 Waveforms for 1 : 2 multiplex drive mode with 1/3 bias:  $V_{op} = V_{DD} - V_{LCD}$ .

The backplane and segment drive wavefront for the 1 : 3 multiplex drive mode (three LCD backplanes) and for the 1 : 4 multiplex drive mode (four LCD backplanes) are shown in Figs 7 and 8 respectively.



DEVELOPMENT DATA



At any instant (t):

$$V_{state\ 1}(t) = V_{S_n}(t) - V_{BP0}(t)$$

$$V_{on(rms)} = \frac{V_{op}}{9} \sqrt{33} = 0,638V_{op}$$


$$V_{state\ 2}(t) = V_{S_n}(t) - V_{BP1}(t)$$

$$V_{off(rms)} = \frac{V_{op}}{3} = 0,333V_{op}$$


7Z91478

Fig. 7 Waveforms for 1 : 3 multiplex drive mode:  $V_{op} = V_{DD} - V_{LCD}$ .

LCD drive mode waveforms (continued)



(a) WAVEFORMS AT DRIVER



(b) RESULTANT WAVEFORMS AT LCD SEGMENT

At any instant (t):

$$V_{state\ 1}(t) = V_{S_n}(t) - V_{BP0}(t)$$

$$V_{on(rms)} = \frac{V_{op}}{3} \sqrt{3} = 0,577V_{op}$$

$$V_{state\ 2}(t) = V_{S_n}(t) - V_{BP1}(t)$$

$$V_{off(rms)} = \frac{V_{op}}{3} = 0,333V_{op}$$

Fig. 8 Waveforms for 1 : 4 multiplex drive mode:  $V_{op} = V_{DD} - V_{LCD}$ .

**Oscillator**

The internal logic and the LCD drive signals of the PCF8566 or PCF8576 are timed either by the built-in oscillator or from an external clock.

The clock frequency ( $f_{CLK}$ ) determines the LCD frame frequency and the maximum rate for data reception from the I<sup>2</sup>C bus. To allow I<sup>2</sup>C bus transmissions at their maximum data rate of 100 kHz,  $f_{CLK}$  should be chosen to be above 125 kHz.

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

*Internal clock*

When the internal oscillator is used, OSC (pin 6) should be tied to V<sub>SS</sub>. In this case, the output from CLK (pin 4) provides the clock signal for cascaded PCF8566s and PCF8576s in the system.

*External clock*

The condition for external clock is made by tying OSC (pin 6) to V<sub>DD</sub>; CLK (pin 4) then becomes the external clock input.

**Timing**

The timing of the PCF8566 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8566s in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (Table 3). The frame frequency is set by MODE SET commands when internal clock is used, or by the frequency applied to pin 4 when external clock is used.

**Table 3** LCD frame frequencies

PCF8566 mode	$f_{frame}$	nominal $f_{frame}$ (Hz)
normal mode	$f_{CLK}/2880$	64
power-saving mode	$f_{CLK}/480$	64

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six. The reduced clock frequency results in a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the I<sup>2</sup>C bus. When a device is unable to 'digest' a display data byte before the next one arrives, it holds the SCL line low until the first display data byte is stored. This slows down the transmission rate of the I<sup>2</sup>C bus but no data loss occurs.

DEVELOPMENT DATA

**Display latch**

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

**Shift register**

The shift register serves to transfer display information from the display RAM to the display latch while previous data are displayed.

**Segment outputs**

The LCD drive section includes 24 segment outputs S0 to S23 (pins 17 to 40) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with the data resident in the display latch. When less than 24 segment outputs are required the unused segment outputs should be left open-circuit.

**Backplane outputs**

The LCD drive section includes four backplane outputs BP0 to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open. In the 1 : 3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1 : 2 multiplex drive mode BP0 and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

**Display RAM**

The display RAM is a static 24 x 4-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the 'on' state of the corresponding LCD segment; similarly, a logic 0 indicates the 'off' state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 24 segments operated with respect to backplane BP0 (Fig. 9). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.




Fig. 9 Display RAM bit-map showing direct relationship between display RAM addresses and segment outputs, and between bits in a RAM word and backplane outputs.

When display data are transmitted to the PCF8566 the display bytes received are stored in the display RAM according to the selected LCD drive mode. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Fig. 10; the RAM filling organization depicted applies equally to other LCD types.

With reference to Fig. 10, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1 : 2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1 : 3 multiplex drive mode these bits are placed in bits 0, 1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1 : 4 multiplex drive mode the eight transmitted data bits are placed in bits 0, 1, 2 and 3 of two successive display RAM addresses.

#### Data pointer

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig. 10. The data pointer is automatically incremented according to the LCD configuration chosen. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1 : 2 multiplex drive mode), by three (1 : 3 multiplex drive mode) or by two (1 : 4 multiplex drive mode).

#### Subaddress counter

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2 (pins 7, 8, and 9). A0, A1 and A2 should be tied to VSS or VDD. The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are being sent to the display RAM, automatic wrap-over to the next PCF8566 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character.

drive mode	LCD segments	LCD backplanes	display RAM filling order	transmitted display byte																																
static			<table border="1"> <tr> <td>n</td> <td>n+1</td> <td>n+2</td> <td>n+3</td> <td>n+4</td> <td>n+5</td> <td>n+6</td> <td>n+7</td> </tr> <tr> <td>c</td> <td>b</td> <td>a</td> <td>f</td> <td>g</td> <td>e</td> <td>d</td> <td>DP</td> </tr> </table> <p>bit/ 0 BP 1 2 3</p>	n	n+1	n+2	n+3	n+4	n+5	n+6	n+7	c	b	a	f	g	e	d	DP	<table border="1"> <tr> <td colspan="7">msb</td> <td colspan="1">lsb</td> </tr> <tr> <td>c</td> <td>b</td> <td>a</td> <td>f</td> <td>g</td> <td>e</td> <td>d</td> <td>DP</td> </tr> </table>	msb							lsb	c	b	a	f	g	e	d	DP
n	n+1	n+2	n+3	n+4	n+5	n+6	n+7																													
c	b	a	f	g	e	d	DP																													
msb							lsb																													
c	b	a	f	g	e	d	DP																													
1 : 2 multiplex			<table border="1"> <tr> <td>n</td> <td>n+1</td> <td>n+2</td> <td>n+3</td> </tr> <tr> <td>a</td> <td>f</td> <td>e</td> <td>d</td> </tr> <tr> <td>b</td> <td>g</td> <td>c</td> <td>DP</td> </tr> </table> <p>bit/ 0 BP 1 2 3</p>	n	n+1	n+2	n+3	a	f	e	d	b	g	c	DP	<table border="1"> <tr> <td colspan="7">msb</td> <td colspan="1">lsb</td> </tr> <tr> <td>a</td> <td>b</td> <td>f</td> <td>g</td> <td>e</td> <td>c</td> <td>d</td> <td>DP</td> </tr> </table>	msb							lsb	a	b	f	g	e	c	d	DP				
n	n+1	n+2	n+3																																	
a	f	e	d																																	
b	g	c	DP																																	
msb							lsb																													
a	b	f	g	e	c	d	DP																													
1 : 3 multiplex			<table border="1"> <tr> <td>n</td> <td>n+1</td> <td>n+2</td> </tr> <tr> <td>b</td> <td>a</td> <td>f</td> </tr> <tr> <td>DP</td> <td>d</td> <td>e</td> </tr> <tr> <td>c</td> <td>g</td> <td>x</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> </tr> </table> <p>bit/ 0 BP 1 2 3</p>	n	n+1	n+2	b	a	f	DP	d	e	c	g	x	x	x	x	<table border="1"> <tr> <td colspan="7">msb</td> <td colspan="1">lsb</td> </tr> <tr> <td>b</td> <td>DP</td> <td>c</td> <td>a</td> <td>d</td> <td>g</td> <td>f</td> <td>e</td> </tr> </table>	msb							lsb	b	DP	c	a	d	g	f	e	
n	n+1	n+2																																		
b	a	f																																		
DP	d	e																																		
c	g	x																																		
x	x	x																																		
msb							lsb																													
b	DP	c	a	d	g	f	e																													
1 : 4 multiplex			<table border="1"> <tr> <td>n</td> <td>n+1</td> </tr> <tr> <td>a</td> <td>f</td> </tr> <tr> <td>b</td> <td>e</td> </tr> <tr> <td>c</td> <td>g</td> </tr> <tr> <td>DP</td> <td>d</td> </tr> </table> <p>bit/ 0 BP 1 2 3</p>	n	n+1	a	f	b	e	c	g	DP	d	<table border="1"> <tr> <td colspan="7">msb</td> <td colspan="1">lsb</td> </tr> <tr> <td>a</td> <td>c</td> <td>b</td> <td>DP</td> <td>f</td> <td>e</td> <td>g</td> <td>d</td> </tr> </table>	msb							lsb	a	c	b	DP	f	e	g	d						
n	n+1																																			
a	f																																			
b	e																																			
c	g																																			
DP	d																																			
msb							lsb																													
a	c	b	DP	f	e	g	d																													

Fig. 10 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I<sup>2</sup>C bus (x = data bit unchanged).

7291469

**Output bank selector**

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1 : 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1, bit 2 and then bit 3. Similarly in 1 : 3 multiplex, bits 0, 1 and 2 are selected sequentially. In 1 : 2 multiplex, bits 0 then 1 are selected and, in the static mode, bit 0 is selected.

The PCF8566 includes a RAM bank switching feature in the static and 1 : 2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the 1 : 2 drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

**Input bank selector**

The input bank selector loads display data into the display RAM according to the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1 : 2 drive mode by using the BANK SELECT command. The input bank selector functions independently of the output bank selector.

**Blinker**

The display blinking capabilities of the PCF8566 are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4.

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1 : 2 LCD drive modes and can be implemented without any communication overheads. By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.

In the 1 : 3 and 1 : 4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.

**Table 4** Blinking frequencies

blinking mode	normal operating mode ratio	power-saving mode ratio	nominal blinking frequency $f_{\text{blink}}$ (Hz)
off	—	—	blinking off
2 Hz	$f_{\text{CLK}}/92160$	$f_{\text{CLK}}/15360$	2
1 Hz	$f_{\text{CLK}}/184320$	$f_{\text{CLK}}/30720$	1
0,5 Hz	$f_{\text{CLK}}/368640$	$f_{\text{CLK}}/61440$	0,5

DEVELOPMENT DATA

### CHARACTERISTICS OF THE I<sup>2</sup>C BUS

The I<sup>2</sup>C bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig. 11 Bit transfer.

#### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig. 12 Definition of start and stop conditions.



**System configuration**

A device generating a message is a "transmitter", a device receiving a message is a "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig. 13 System configuration.

**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

DEVELOPMENT DATA




Fig. 14 Acknowledgement on the I<sup>2</sup>C bus.

### PCF8566 I<sup>2</sup>C bus controller

The PCF8566 acts as an I<sup>2</sup>C slave receiver. It does not initiate I<sup>2</sup>C bus transfers or transmit data to an I<sup>2</sup>C master receiver. The only data output from the PCF8566 are the acknowledge signals of the selected devices. Device selection depends on the I<sup>2</sup>C bus slave address, on the transferred command data and on the hardware subaddress.

In single device applications, the hardware subaddress inputs A0, A1 and A2 are normally left open-circuit or tied to V<sub>SS</sub> which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are left open-circuit or tied to V<sub>SS</sub> or V<sub>DD</sub> according to a binary coding scheme such that no two devices with a common I<sup>2</sup>C slave address have the same hardware subaddress.

In the power-saving mode it is possible that the PCF8566 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8566 forces the SCL line LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the I<sup>2</sup>C bus and serves to slow down fast transmitters. Data loss does not occur.

### Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

### I<sup>2</sup>C bus protocol

Two I<sup>2</sup>C bus slave addresses (0111110 and 0111111) are reserved for PCF8566. The least-significant bit of the slave address that a PCF8566 will respond to is defined by the level tied at its input SA0 (pin 10). Therefore, two types of PCF8566 can be distinguished on the same I<sup>2</sup>C bus which allows:

- (a) up to 16 PCF8566s on the same I<sup>2</sup>C bus for very large LCD applications;
- (b) the use of two types of LCD multiplex on the same I<sup>2</sup>C bus.

The I<sup>2</sup>C bus protocol is shown in Fig. 15. The sequence is initiated with a start condition (S) from the I<sup>2</sup>C bus master which is followed by one of the two PCF8566 slave addresses available. All PCF8566s with the corresponding SA0 level acknowledge in parallel the slave address but all PCF8566s with the alternative SA0 level ignore the whole I<sup>2</sup>C bus transfer. After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8566s. The last command byte is tagged with a cleared most-significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8566s on the bus.

After the last command byte, a series of display data bytes (n) may follow. These display data bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data are directed to the intended PCF8566 device. The acknowledgement after each byte is made only by the (A0, A1, A2) addressed PCF8566. After the last display byte, the I<sup>2</sup>C bus master issues a stop condition (P).




Fig. 15 I<sup>2</sup>C bus protocol.

**Command decoder**

The command decoder identifies command bytes that arrive on the I<sup>2</sup>C bus. All available commands carry a continuation bit C in their most-significant bit position (Fig. 16). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If the bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.

DEVELOPMENT DATA




Fig. 16 General format of command byte.

The five commands available to the PCF8566 are defined in Table 5.

## Command decoder (continued)

Table 5 Definition of PCF8566 commands

command/opcode	options	description																																				
<p>MODE SET</p> <table border="1" style="margin-left: 20px;"> <tr> <td>C</td><td>1</td><td>0</td><td>LP</td><td>E</td><td>B</td><td>M1</td><td>M0</td> </tr> </table>	C	1	0	LP	E	B	M1	M0	<table border="1" style="width: 100%;"> <tr> <td>LCD drive mode</td> <td>bits M1 M0</td> </tr> <tr> <td>static (1 BP)</td> <td>0 1</td> </tr> <tr> <td>1 : 2 MUX (2 BP)</td> <td>1 0</td> </tr> <tr> <td>1 : 3 MUX (3 BP)</td> <td>1 1</td> </tr> <tr> <td>1 : 4 MUX (4 BP)</td> <td>0 0</td> </tr> <tr> <td>LCD bias</td> <td>bit B</td> </tr> <tr> <td>1/3 bias</td> <td>0</td> </tr> <tr> <td>1/2 bias</td> <td>1</td> </tr> <tr> <td>display status</td> <td>bit E</td> </tr> <tr> <td>disabled (blank)</td> <td>0</td> </tr> <tr> <td>enabled</td> <td>1</td> </tr> <tr> <td>mode</td> <td>bit LP</td> </tr> <tr> <td>normal mode</td> <td>0</td> </tr> <tr> <td>power-saving mode</td> <td>1</td> </tr> </table>	LCD drive mode	bits M1 M0	static (1 BP)	0 1	1 : 2 MUX (2 BP)	1 0	1 : 3 MUX (3 BP)	1 1	1 : 4 MUX (4 BP)	0 0	LCD bias	bit B	1/3 bias	0	1/2 bias	1	display status	bit E	disabled (blank)	0	enabled	1	mode	bit LP	normal mode	0	power-saving mode	1	<p>Defines LCD drive mode</p> <p>Defines LCD bias configuration</p> <p>Defines display status The possibility to disable the display allows implementation of blinking under external control</p> <p>Defines power dissipation mode</p>
C	1	0	LP	E	B	M1	M0																															
LCD drive mode	bits M1 M0																																					
static (1 BP)	0 1																																					
1 : 2 MUX (2 BP)	1 0																																					
1 : 3 MUX (3 BP)	1 1																																					
1 : 4 MUX (4 BP)	0 0																																					
LCD bias	bit B																																					
1/3 bias	0																																					
1/2 bias	1																																					
display status	bit E																																					
disabled (blank)	0																																					
enabled	1																																					
mode	bit LP																																					
normal mode	0																																					
power-saving mode	1																																					
<p>LOAD DATA POINTER</p> <table border="1" style="margin-left: 20px;"> <tr> <td>C</td><td>0</td><td>0</td><td>P4</td><td>P3</td><td>P2</td><td>P1</td><td>P0</td> </tr> </table>	C	0	0	P4	P3	P2	P1	P0	<table border="1" style="width: 100%;"> <tr> <td>bits P4 P3 P2 P1 P0</td> </tr> <tr> <td>5-bit binary value of 0 to 23</td> </tr> </table>	bits P4 P3 P2 P1 P0	5-bit binary value of 0 to 23	<p>Five bits of immediate data, bits P4 to P0, are transferred to the data pointer to define one of twenty-four display RAM addresses</p>																										
C	0	0	P4	P3	P2	P1	P0																															
bits P4 P3 P2 P1 P0																																						
5-bit binary value of 0 to 23																																						
<p>DEVICE SELECT</p> <table border="1" style="margin-left: 20px;"> <tr> <td>C</td><td>1</td><td>1</td><td>0</td><td>0</td><td>A2</td><td>A1</td><td>A0</td> </tr> </table>	C	1	1	0	0	A2	A1	A0	<table border="1" style="width: 100%;"> <tr> <td>bits A0 A1 A2</td> </tr> <tr> <td>3-bit binary value of 0 to 7</td> </tr> </table>	bits A0 A1 A2	3-bit binary value of 0 to 7	<p>Three bits of immediate data, bits A0 to A2, are transferred to the subaddress counter to define one of eight hardware subaddresses</p>																										
C	1	1	0	0	A2	A1	A0																															
bits A0 A1 A2																																						
3-bit binary value of 0 to 7																																						

DEVELOPMENT DATA

command/opcode	options			description									
<b>BANK SELECT</b> <table border="1" style="margin-top: 5px;"> <tr> <td>C</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>I</td><td>O</td> </tr> </table>	C	1	1	1	1	0	I	O	static			Defines input bank selection (storage of arriving display data)	
	C	1	1	1	1	0	I	O					
	1 : 2 MUX			bit I									
	RAM bit 0	RAM bits 0, 1		0	Defines output bank selection (retrieval of LCD display data)								
	RAM bit 2	RAM bits 2, 3		1									
	static			bit O									
RAM bit 0	RAM bits 0, 1		0										
RAM bit 2	RAM bits 2, 3		1	The BANK SELECT command has no effect in 1 : 3 and 1 : 4 multiplex drive modes									
<b>BLINK</b> <table border="1" style="margin-top: 5px;"> <tr> <td>C</td><td>1</td><td>1</td><td>1</td><td>0</td><td>A</td><td>BF1</td><td>BF0</td> </tr> </table>	C	1	1	1	0	A	BF1	BF0	blink frequency		bits BF1	BF0	Defines the blinking frequency
	C	1	1	1	0	A	BF1	BF0					
	off		0	0									
	2 Hz		0	1									
	1 Hz		1	0									
	0,5 Hz		1	1									
	blink mode			bit A		Selects the blinking mode; normal operation with frequency set by bits BF1, BF0, or blinking by alternation of display RAM banks. Alternation blinking does not apply in 1 : 3 and 1 : 4 multiplex drive modes							
normal blinking			0										
alternation blinking			1										

**Display controller**

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8566 and coordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.

### Cascaded operation

In large display configurations, up to 16 PCF8566s can be distinguished on the same I<sup>2</sup>C bus by using the 3-bit hardware subaddress (A0, A1, A2) and the programmable I<sup>2</sup>C slave address (SA0). It is also possible to cascade up to 16 PCF8566s. When cascaded, several PCF8566s are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8566s of the cascade contribute additional segment outputs but their backplane outputs are left open-circuit (Fig. 17).

The  $\overline{\text{SYNC}}$  line is provided to maintain the correct synchronization between all cascaded PCF8566s. This synchronization is guaranteed after the power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8566s with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output section being realized as an open-drain driver with an internal pull-up resistor. A PCF8566 asserts the  $\overline{\text{SYNC}}$  line at the onset of its last active backplane signal and monitors the  $\overline{\text{SYNC}}$  line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8566 to assert  $\overline{\text{SYNC}}$ . The timing relationships between the backplane waveforms and the  $\overline{\text{SYNC}}$  signal for the various drive modes of the PCF8576 are shown in Fig. 18. The waveforms are identical with the parent device PCF8576. Casadability between PCF8566s and PCF8576s is possible, giving cost effective LCD applications.




Fig. 17 Cascaded PCF8566 configuration.

DEVELOPMENT DATA




Fig. 18 Synchronization of the cascade for the various PCF8566 drive modes.

For single plane wiring of PCF8566s, see section "APPLICATION INFORMATION".

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range; see note	$V_{DD}$		-0,5 to +7 V
LCD supply voltage range	$V_{LCD}$		$V_{DD} - 7$ to $V_{DD}$ V
Input voltage range (SCL; SDA; A0 to A2; OSC; CLK; SYNC; SA0)	$V_I$		$V_{SS} - 0,5$ to $V_{DD} + 0,5$ V
Output voltage range (S0 to S23; BP0 to BP3)	$V_O$		$V_{LCD} - 0,5$ to $V_{DD} + 0,5$ V
DC input current	$\pm I_I$	max.	20 mA
DC output current	$\pm I_O$	max.	25 mA
$V_{DD}$ , $V_{SS}$ or $V_{LCD}$ current	$\pm I_{DD}$ , $\pm I_{SS}$ , $\pm I_{LCD}$	max.	50 mA
Power dissipation per package	$P_{tot}$	max.	400 mW
Power dissipation per output	$P_O$	max.	100 mW
Storage temperature range	$T_{stg}$		-65 to +150 °C

**Note**

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handling MOS devices').

**DC CHARACTERISTICS**
 $V_{SS} = 0$  V;  $V_{DD} = 2,5$  to 6 V;  $V_{LCD} = V_{DD} - 2,5$  to  $V_{DD} - 6$  V;

 $T_{amb} = -40$  to +85 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Operating supply voltage	$V_{DD}$	2,5	—	6	V
LCD supply voltage	$V_{LCD}$	$V_{DD} - 6$	—	$V_{DD} - 2,5$	V
Operating supply current (normal mode) at $f_{CLK}$ = 200 kHz (note 1)	$I_{DD}$	—	30	90	$\mu$ A
Power-saving mode supply current at $V_{DD} = 3,5$ V; $V_{LCD} = 0$ V; $f_{CLK} = 35$ kHz; A0, A1 and A2 tied to $V_{SS}$ (note 1)	$I_{LP}$	—	15	40	$\mu$ A



DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>Logic</b>					
Input voltage LOW	V <sub>IL</sub>	V <sub>SS</sub>	—	0,3 V <sub>DD</sub>	V
Input voltage HIGH	V <sub>IH</sub>	0,7 V <sub>DD</sub>	—	V <sub>DD</sub>	V
Output voltage LOW at I <sub>O</sub> = 0 mA	V <sub>OL</sub>	—	—	0,05	V
Output voltage HIGH at I <sub>O</sub> = 0 mA	V <sub>OH</sub>	V <sub>DD</sub> - 0,05	—	—	V
Output current LOW (CLK, $\overline{\text{SYNC}}$ ) at V <sub>OL</sub> = 1,0 V; V <sub>DD</sub> = 5 V	I <sub>OL1</sub>	1	—	—	mA
Output current HIGH (CLK) at V <sub>OH</sub> = 4,0 V; V <sub>DD</sub> = 5 V	I <sub>OH</sub>	—	—	-1	mA
Output current LOW (SDA; SCL) at V <sub>OL</sub> = 0,4 V; V <sub>DD</sub> = 5 V	I <sub>OL2</sub>	3	—	—	mA
Leakage current (SA0, CLK, OSC, A0, A1, A2, SCL, SDA) at V <sub>I</sub> = V <sub>SS</sub> or V <sub>DD</sub>	±I <sub>L</sub>	—	—	1	μA
Pull-down current (A0; A1; A2; OSC) at V <sub>I</sub> = 1 V and V <sub>DD</sub> = 5 V	I <sub>pd</sub>	15	50	150	μA
Pull-up resistor ( $\overline{\text{SYNC}}$ )	R <sub>SYNC</sub>	15	25	60	kΩ
Power-on reset level (note 2)	V <sub>REF</sub>	—	1,3	2,0	V
Tolerable spike width on bus	t <sub>sw</sub>	—	—	100	ns
Input capacitance (note 3)	C <sub>I</sub>	—	—	7	pF
<b>LCD outputs</b>					
D.C. voltage component (BP0 to BP3) at C <sub>BP</sub> = 35 nF	±V <sub>BP</sub>	—	20	—	mV
D.C. voltage component (S0 to S23) at C <sub>S</sub> = 5 nF	±V <sub>S</sub>	—	20	—	mV
Output impedance (BP0 to BP3) at V <sub>LCD</sub> = V <sub>DD</sub> - 5 V (note 4)	R <sub>BP</sub>	—	1	5	kΩ
Output impedance (S0 to S23) at V <sub>LCD</sub> = V <sub>DD</sub> - 5 V (note 4)	R <sub>S</sub>	—	3	7,0	kΩ

**AC CHARACTERISTICS** (note 5)
 $V_{SS} = 0\text{ V}$ ;  $V_{DD} = 2,5\text{ to }6\text{ V}$ ;  $V_{LCD} = V_{DD} - 2,5\text{ to }V_{DD} - 6\text{ V}$ ;

 $T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Oscillator frequency (normal mode) at $V_{DD} = 5\text{ V}$ (note 6)	f <sub>CLK</sub>	125	200	315	kHz
Oscillator frequency (power-saving mode) at $V_{DD} = 3,5\text{ V}$	f <sub>CLKLP</sub>	21	31	48	kHz
CLK HIGH time	t <sub>CLKH</sub>	1	—	—	μs
CLK LOW time	t <sub>CLKL</sub>	1	—	—	μs
SYNC propagation delay	t <sub>PSYNC</sub>	—	—	400	ns
SYNC LOW time	t <sub>SYNCL</sub>	1	—	—	μs
Driver delays with test loads at $V_{LCD} = V_{DD} - 5\text{ V}$	t <sub>PLCD</sub>	—	—	30	μs
<b>I<sup>2</sup>C bus</b>					
Bus free time	t <sub>BUF</sub>	4,7	—	—	μs
Start condition hold time	t <sub>HD</sub> ; STA	4	—	—	μs
SCL LOW time	t <sub>LOW</sub>	4,7	—	—	μs
SCL HIGH time	t <sub>HIGH</sub>	4	—	—	μs
Start condition set-up time (repeated start code only)	t <sub>SU</sub> ; STA	4,7	—	—	μs
Data hold time	t <sub>HD</sub> ; DAT	0	—	—	μs
Data set-up time	t <sub>SU</sub> ; DAT	250	—	—	ns
Rise time	t <sub>r</sub>	—	—	1	μs
Fall time	t <sub>f</sub>	—	—	300	ns
Stop condition set-up time	t <sub>SU</sub> ; STO	4,7	—	—	μs

**Notes to characteristics**

1. Outputs open; inputs at  $V_{SS}$  or  $V_{DD}$ ; external clock with 50% duty factor; I<sup>2</sup>C bus inactive.
2. Resets all logic when  $V_{DD} < V_{REF}$ .
3. Periodically sampled, not 100% tested.
4. Outputs measured one at a time.
5. All timing values referred to  $V_{IH}$  and  $V_{IL}$  levels with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .
6. At f<sub>CLK</sub> < 125 kHz, I<sup>2</sup>C bus maximum transmission speed is derated.




Fig. 19 Test loads.

DEVELOPMENT DATA




Fig. 20 Driver timing waveforms.







Fig. 21 I<sup>2</sup>C bus timing waveforms.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.




(a) Normal mode;  $V_{LCD} = 0\text{ V}$ ;  
external clock = 200 kHz.




(b) Low power mode;  $V_{LCD} = 0\text{ V}$ ;  
external clock = 35 kHz.

Fig. 22 Typical supply current characteristics.

DEVELOPMENT DATA




(a) Backplane output impedance BPO to BP3 ( $R_{BP}$ );  
 $V_{DD} = 5\text{ V}$ ;  $T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ .



(b) Segment output impedance S0 to S23 ( $R_S$ );  
 $V_{DD} = 5\text{ V}$ .

Fig. 23 Typical characteristics of LCD outputs.

APPLICATION INFORMATION



7297487.1

Fig. 24 Single plane wiring of packaged PCF8566s.

## 128 X 8-BIT/256 X 8-BIT STATIC RAMS WITH I<sup>2</sup>C-BUS INTERFACE

### GENERAL DESCRIPTION


The PCF8570, PCF8570C and PCF8571 are low-power static CMOS RAMs. The PCF8570 and PCF8570C are organized as 256 words by 8-bits and the PCF8571 is organized as 128 words by 8-bits. Addresses and data are transferred serially via a two-line bidirectional bus (I<sup>2</sup>C). The built-in word address register is incremented automatically after each written or read data byte. Three address pins A0, A1 and A2 are used for hardware address, allowing the use of up to eight devices connected to the bus without additional hardware. For system expansion over 8 devices the PCF8570/71 can be used in conjunction with the PCF8750C which has an alternative slave address for memory extension up to 16 devices.

### Features

- Operating supply voltage      2.5 V to 6 V
- Low data retention voltage    min. 1.0 V
- Low standby current            max. 15  $\mu$ A
- Power saving mode            typ. 50 nA
- Serial input/output bus (I<sup>2</sup>C)
- Address by 3 hardware address pins
- Automatic word address incrementing
- 8-lead DIL package

### Applications

- Telephony                                  RAM expansion for stored numbers in repertory dialling (e.g. PCD3343 applications)
- Radio and television                    channel presets
- Video cassette recorder                channel presets
- General purpose                         RAM expansion for the microcontroller families MAB8400, PCF84CXX and most other microcontrollers



### PACKAGE OUTLINES

PCF8570/PCF8570C/PCF8571/P: 8-lead DIL; plastic (SOT97).  
PCF8570/PCF8570C/PCF8571/T: 8-lead mini-pack (SO8L; SOT176C).

Fig.1 Block diagram.

7290775.3

**PINNING**

1 to 3	A0 to A2	address inputs
4	V <sub>SS</sub>	negative supply
5	SDA	serial data line
6	SCL	serial clock line
7	TEST	test input for test speed-up; must be connected to V <sub>SS</sub> when not in use (power saving mode, see Figs 12 and 13)
8	V <sub>DD</sub>	




Fig.2 Pinning diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V <sub>DD</sub>	-0.8	+8.0	V
Input voltage range	V <sub>I</sub>	-0.8	V <sub>DD</sub> +0.8	V
DC input current	± I <sub>I</sub>	-	10	mA
DC output current	± I <sub>O</sub>	-	10	mA
V <sub>DD</sub> or V <sub>SS</sub> current	± I <sub>DD</sub> ; ± I <sub>SS</sub>	-	50	mA
Total power dissipation	P <sub>tot</sub>	-	300	mW
Power dissipation per output	P <sub>O</sub>	-	50	mW
Operating ambient temperature range	T <sub>amb</sub>	-40	+85	°C
Storage temperature range	T <sub>stg</sub>	-65	+150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.



**CHARACTERISTICS**V<sub>DD</sub> = 2.5 to 6 V; V<sub>SS</sub> = 0 V; T<sub>amb</sub> = -40 to +85 °C unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage		V <sub>DD</sub>	2.5	—	6.0	V
Supply current operating	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> f <sub>SCL</sub> = 100 kHz	I <sub>DD</sub>	—	—	200	μA
standby	f <sub>SCL</sub> = 0 Hz T <sub>amb</sub> = -25 to +70 °C	I <sub>DDO</sub>	—	—	15	μA
Power-on reset level	note 1	I <sub>DDO</sub>	—	—	5	μA
		V <sub>POR</sub>	1.5	1.9	2.3	V
<b>Inputs, input/output SDA</b>						
Input voltage LOW	note 2	V <sub>IL</sub>	-0.8	—	0.3 V <sub>DD</sub>	V
Input voltage HIGH	note 2	V <sub>IH</sub>	0.7 V <sub>DD</sub>	—	V <sub>DD</sub> + 0.8	V
Output current LOW	V <sub>OL</sub> = 0.4 V	I <sub>OL</sub>	3	—	—	mA
Leakage current	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	I <sub>L</sub>	—	—	1	μA
<b>Inputs A0 to A2; TEST</b>						
Input leakage current	V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub>	± I <sub>L</sub>	—	—	250	nA
<b>Inputs SCL; SDA</b>						
Input capacitance	V <sub>I</sub> = V <sub>SS</sub>	C <sub>I</sub>	—	—	7	pF
<b>LOW V<sub>DD</sub> data retention</b>						
Supply voltage for data retention		V <sub>DDR</sub>	1	—	6	V
Supply current	V <sub>DDR</sub> = 1 V	I <sub>DDR</sub>	—	—	5	μA
Supply current	V <sub>DDR</sub> = 1 V; T <sub>amb</sub> = -25 to +70 °C	I <sub>DDR</sub>	—	—	2	μA
<b>Power saving mode</b>						
Supply current	see Figs 12 and 13 TEST = V <sub>DD</sub> ; T <sub>amb</sub> = 25 °C					
PCF8570/PCF8570C		I <sub>DDR</sub>	—	50	400	nA
PCF8571		I <sub>DDR</sub>	—	50	200	nA
Recovery time		t <sub>HD2</sub>	—	50	—	μs

**Notes to the characteristics**

1. The power-on reset circuit resets the I<sup>2</sup>C-bus logic when V<sub>DD</sub> < V<sub>POR</sub>. The status of the device after a power-on reset condition can be tested by sending the slave address and testing the acknowledge bit.
2. If the input voltages are a diode voltage above or below the supply voltage V<sub>DD</sub> or V<sub>SS</sub> an input current will flow: this current must not exceed ± 0.5 mA.

### CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig.3 Bit transfer.

#### Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig.4 Definition of start and stop conditions.

**System configuration**

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.5 System configuration.

**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.6 Acknowledgement on the I<sup>2</sup>C-bus.

**Timing specifications**

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

parameter	symbol	min.	typ.	max.	unit
SCL clock frequency	$f_{SCL}$	—	—	100	kHz
Tolerable spike width on bus	$t_{SW}$	—	—	100	ns
Bus free time	$t_{BUF}$	4.7	—	—	$\mu s$
Start condition set-up time	$t_{SU}; STA$	4.7	—	—	$\mu s$
Start condition hold time	$t_{HD}; STA$	4.0	—	—	$\mu s$
SCL LOW time	$t_{LOW}$	4.7	—	—	$\mu s$
SCL HIGH time	$t_{HIGH}$	4.0	—	—	$\mu s$
SCL and SDA rise time	$t_r$	—	—	1.0	$\mu s$
SCL and SDA fall time	$t_f$	—	—	0.3	$\mu s$
Data set-up time	$t_{SU}; DAT$	250	—	—	ns
Data hold time	$t_{HD}; DAT$	0	—	—	ns
SCL LOW to data out valid	$t_{VD}; DAT$	—	—	3.4	$\mu s$
Stop condition set-up time	$t_{SU}; STO$	4.0	—	—	$\mu s$




Fig.7 I<sup>2</sup>C-bus timing diagram.

**Bus protocol**

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure. The I<sup>2</sup>C-bus configuration for different PCF8570/PCF8570C/PCF8571 READ and WRITE cycles is shown in Fig.8.




Fig.8(a) Master transmits to slave receiver (WRITE mode).




Fig.8(b) Master reads after setting word address (WRITE word address; READ data).




Fig.8(c) Master reads slave immediately after first byte (READ mode).

**APPLICATION INFORMATION**

The PCF8570/PCF8571 slave address has a fixed combination 1010 as group 1, while group 2 is fully programmable (see Fig.9). The PCF8570C has slave address 1011 as group 1, while group 2 is fully programmable (see Fig.10).




Fig.9 PCF8570 and PCF8571 address.





Fig.10 PCF8570C address.

**Note**

A0, A1, and A2 inputs must be connected to  $V_{DD}$  or  $V_{SS}$  but not left open-circuit.




It is recommended that a 4.7 μF/10 V solid aluminium capacitor (SAL) be connected between V<sub>DD</sub> and V<sub>SS</sub>.

Fig.11 Application diagram.


**POWER SAVING MODE**

With the condition  $TEST = V_{DD}$  or  $V_{DDR}$  the PCF8570/PCF8570C/PCF8571 goes into the power saving mode and I<sup>2</sup>C-bus logic is reset.



- (1) Power saving mode without 5 V supply voltage.
- (2) Power saving mode with 5 V supply voltage.
- (3) t<sub>SU</sub> and t<sub>HD1</sub> ≥ 4 μs and t<sub>HD2</sub> ≥ 50 μs.

Fig.12 Timing for power saving mode.



- (1) In the operating mode TEST = 0; In the power saving mode TEST = V<sub>DDR</sub>.

It is recommended that a 4.7 μF/10 V solid aluminium capacitor (SAL) be connected between V<sub>DD</sub> and V<sub>SS</sub>.

Fig.13 Application example for power saving mode.





## CLOCK/CALENDAR WITH SERIAL I/O

### GENERAL DESCRIPTION

The PCF8573 is a low threshold, CMOS circuit that functions as a real time clock/calendar with an I<sup>2</sup>C-bus interface.

The IC incorporates an addressable time counter and an addressable alarm register for minutes, hours, days and months. Three special control/status flags, COMP, POWF and NODA, are also available. Information is transferred via a serial two-line bidirectional bus (I<sup>2</sup>C). Back-up for the clock during supply interruptions is provided by a 1.2 V nickel cadmium battery. The time base is generated from a 32.768 kHz crystal-controlled oscillator.

### Features

- Serial input/output I<sup>2</sup>C-bus interface for minutes, hours, days and months
- Additional pulse outputs for seconds and minutes
- Alarm register for presetting a time for alarm or remote switching functions
- Battery back-up for clock function during supply interruption
- Crystal oscillator control (32.768 kHz)

### QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage range					
clock (pin 16 to pin 15)	$V_{DD}-V_{SS1}$	1.1	—	6.0	V
I <sup>2</sup> C interface (pin 16 to pin 8)	$V_{DD}-V_{SS2}$	2.5	—	6.0	V
Crystal oscillator frequency	$f_{osc}$	—	32.768	—	kHz

### PACKAGE OUTLINES

PCF8573P: 16-lead DIL; plastic (SOT38).

PCF8573T: 16-lead mini-pack; plastic (SO16L; SOT162A).




Fig.1 Block diagram.




Fig.2 Pinning diagram.

**PINNING**

1	A0	address input
2	A1	address input
3	COMP	comparator output
4	SDA	serial data line
5	SCL	serial clock line
} I <sup>2</sup> C-bus		
6	EXTPF	enable power fail flag input
7	PFIN	power fail flag input
8	V <sub>SS2</sub>	negative supply 2 (I <sup>2</sup> C interface)
9	MIN	one pulse per minute output
10	SEC	one pulse per second output
11	FSET	oscillator tuning output
12	TEST	test input; must be connected to V <sub>SS2</sub> when not in use
13	OSCI	oscillator input
14	OSCO	oscillator output
15	V <sub>SS1</sub>	negative supply 1 (clock)
16	V <sub>DD</sub>	common positive supply

## FUNCTIONAL DESCRIPTION

### Oscillator

The PCF8573 has an integrated crystal-controlled oscillator which provides the timebase for the prescaler. The frequency is determined by a single 32.768 kHz crystal connected between OSCI and OSCO. A trimmer is connected between OSCI and V<sub>DD</sub>.

### Prescaler and time counter

The prescaler provides a 128 Hz signal at the FSET output for fine adjustment of the crystal oscillator without loading it. The prescaler also generates a pulse once a second to advance the seconds counter. The carry of the prescaler and the seconds counter are available at the outputs SEC, MIN respectively, and are also readable via the I<sup>2</sup>C-bus. The mark-to-space ratio of both signals is 1 : 1. The time counter is advanced one count by the falling edge of output signal MIN. A transition from HIGH-to-LOW of output signal SEC triggers MIN to change state. The time counter counts minutes, hours, days and months, and provides a full calendar function which needs to be corrected once every four years. Cycle lengths are shown in Table 1.

**Table 1** Cycle length of the time counter

unit	number of bits	counting cycle	carry for following unit	content of month counter
minutes	7	00 to 59	59 → 00	2 (note 1) 2 (note 1) 4, 6, 9, 11 1, 3, 5, 7, 8, 10, 12
hours	6	00 to 23	23 → 00	
days	6	01 to 28	28 → 01 or 29 → 01	
		01 to 30	30 → 01	
		01 to 31	31 → 01	
months	5	01 to 12	12 → 01	

#### Note to Table 1

- Day counter may be set to 29 by a write transmission with EXECUTE ADDRESS.

### Alarm register

The alarm register is a 24-bit memory. It stores the time-point for the next setting of the status flag COMP. Details of writing and reading of the alarm register are included in the description of the characteristics of the I<sup>2</sup>C-bus.

### Comparator

The comparator compares the contents of the alarm register and the time counter, each with a length of 24 bits. When these contents are equal the flag COMP will be set 4 ms after the falling edge of MIN. This set condition occurs once at the beginning of each minute. This information is latched, but can be cleared by an instruction via the I<sup>2</sup>C-bus. A clear instruction may be transmitted immediately after the flag is set and will be executed. Flag COMP information is also available at the output COMP. The comparison may be based upon hours and minutes only if the internal flag NODA (no date) is set. Flag NODA can be set and cleared by separate instructions via the I<sup>2</sup>C-bus, but it is undefined until the first set or clear instruction has been received. Both COMP and NODA flags are readable via the I<sup>2</sup>C-bus.

**FUNCTIONAL DESCRIPTION** (continued)**Power on/power fail detection**

If the voltage  $V_{DD}-V_{SS1}$  falls below a certain value the operation of the clock becomes undefined. Thus a warning signal is required to indicate that faultless operation of the clock is not guaranteed. This information is latched in a flag called POWF (Power Fail) and remains latched after restoration of the correct supply voltage until a write procedure with EXECUTE ADDRESS has been received. The flag POWF can be set by an internally generated power fail level-discriminator signal for application with  $(V_{DD}-V_{SS1})$  greater than  $V_{TH1}$ , or by an externally generated power fail signal for application with  $(V_{DD}-V_{SS1})$  less than  $V_{TH1}$ . The external signal must be applied to the input PFIN. The input stage operates with signals of any slow rise and fall times. Internally or externally controlled POWF can be selected by input EXTPF as shown in Table 2.

**Table 2** Power fail selection

EXTPF	PFIN	function
0	0	power fail is sensed internally
0	1	test mode
1	0	power fail is sensed externally
1	1	no power fail sensed

0 : connected to  $V_{SS1}$  (LOW)

1 : connected to  $V_{DD}$  (HIGH)

The external power fail control operates by absence of the  $V_{DD}-V_{SS2}$  supply. Therefore the input levels applied to PFIN and EXTPF must be within the range of  $V_{DD}-V_{SS1}$ . A LOW level at PFIN indicates a power fail. POWF is readable via the I<sup>2</sup>C-bus. A power on reset for the I<sup>2</sup>C-bus control is generated on-chip when the supply voltage  $V_{DD}-V_{SS2}$  is less than  $V_{TH2}$ .

**Interface level shifters**

The level shifters adjust the 5 V operating voltage ( $V_{DD}-V_{SS2}$ ) of the microcontroller to the internal supply voltage ( $V_{DD}-V_{SS1}$ ) of the clock/calendar. The oscillator and counter are not influenced by the  $V_{DD}-V_{SS2}$  supply voltage. If the voltage  $V_{DD}-V_{SS2}$  is absent ( $V_{DD} = V_{SS2}$ ) the output signal of the level shifter is HIGH because  $V_{DD}$  is the common node of the  $V_{DD}-V_{SS2}$  and the  $V_{DD}-V_{SS1}$  supplies. Because the level shifters invert the input signal, the internal circuit behaves as if a LOW signal is present on the inputs. FSET, SEC, MIN and COMP are CMOS push-pull output stages. The driving capability of these outputs is lost when the supply voltage  $V_{DD}-V_{SS2} = 0$ .

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

**Bit transfer** (see Fig.3)

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig.3 Bit transfer.

**Start and stop conditions** (see Fig. 4)

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig.4 Definition of start and stop conditions.

**System configuration** (see Fig.5)

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.5 System configuration.

CHARACTERISTICS OF THE I<sup>2</sup>C-bus (continued)

Acknowledge (see Fig.6)

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition. (See Fig.10 and Fig.11).




Fig.6 Acknowledgement on the I<sup>2</sup>C-bus.

**Timing specifications**

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

parameter	symbol	min.	typ.	max.	unit
SCL clock frequency	fSCL	—	—	100	kHz
Tolerable spike width on bus	tSW	—	—	100	ns
Bus free time	tBUF	4.7	—	—	$\mu$ s
Start condition set-up time	tSU; STA	4.7	—	—	$\mu$ s
Start condition hold time	tHD; STA	4.0	—	—	$\mu$ s
SCL LOW time	tLOW	4.7	—	—	$\mu$ s
SCL HIGH time	tHIGH	4.0	—	—	$\mu$ s
SCL and SDA rise time	t <sub>r</sub>	—	—	1.0	$\mu$ s
SCL and SDA fall time	t <sub>f</sub>	—	—	0.3	$\mu$ s
Data set-up time	tSU; DAT	250	—	—	ns
Data hold time	tHD; DAT	0	—	—	ns
SCL LOW to data out valid	tVD; DAT	—	—	3.4	$\mu$ s
Stop condition set-up time	tSU; STO	4.0	—	—	$\mu$ s




Fig.7 I<sup>2</sup>C-bus timing diagram.

**ADDRESSING**

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure.

**Slave address**

The clock/calendar acts as a slave receiver or slave transmitter. Therefore the clock signal SCL is only an input signal, but the data signal SDA is a bidirectional line. The clock calendar slave address is shown in Fig.8.




Fig.8 Slave address.

The subaddress bits A0 and A1 correspond to the two hardware address pins A0 and A1 which allows the device to have 1 of 4 different addresses.

**Clock/calendar READ/WRITE cycles**

The I<sup>2</sup>C-bus configuration for different clock/calendar READ and WRITE cycles is shown in Figs 9, 10 and 11.




Fig.9 Master transmitter transmits to clock/calendar slave receiver.

The write cycle is used to set the time counter, the alarm register and the flags. The transmission of the clock/calendar address is followed by the MODE-POINTER-WORD which contains a CONTROL-nibble (Table 3) and an ADDRESS-nibble (Table 4). The ADDRESS-nibble is valid only if the preceding CONTROL-nibble is set to EXECUTE ADDRESS. The third transmitted word contains the data to be written into the time counter or alarm register.



Table 3 CONTROL-nibble

	C2	C1	C0	function
0	0	0	0	execute address
0	0	0	1	read control/status flags
0	0	1	0	reset prescaler, including seconds counter; without carry for minute counter
0	0	1	1	time adjust, with carry for minute counter (see note)
0	1	0	0	reset NODA flag
0	1	0	1	set NODA flag
0	1	1	0	reset COMP flag

**Note**

If the seconds counter is below 30 there is no carry. This causes a time adjustment of max. -30 s. From the count 30 there is a carry which adjusts the time by max. + 30 s.

Table 4 ADDRESS-nibble

	B2	B1	B0	addressed to:
0	0	0	0	time counter hours
0	0	0	1	time counter minutes
0	0	1	0	time counter days
0	0	1	1	time counter months
0	1	0	0	alarm register hours
0	1	0	1	alarm register minutes
0	1	1	0	alarm register days
0	1	1	1	alarm register months

At the end of each data word the address bits B1, B0 will be incremented automatically provided the preceding CONTROL-nibble is set to EXECUTE ADDRESS. There is no carry to B2.

Table 5 shows the placement of the BCD upper and lower digits in the DATA byte for writing into the addressed part of the time counter and alarm register respectively.

Table 5 Placement of BCD digits in the DATA byte

MSB				DATA				LSB	addressed to:
upper digit				lower digit					
UD	UC	UB	UA	LD	LC	LB	LA		
X	X	D	D	D	D	D	D	hours	
X	D	D	D	D	D	D	D	minutes	
X	X	D	D	D	D	D	D	days	
X	X	X	D	D	D	D	D	months	

**Where:**

"X" is the don't care bit

"D" is the data bit

Acknowledgement response of the clock calendar as slave receiver is shown in Table 6.

ADDRESSING (continued)

Table 6 Slave receiver acknowledgement

mode pointer								acknowledge on byte		
	C2	C1	C0		B2	B1	B0	address	mode pointer	data
0	0	0	0	0	X	X	X	yes	yes	yes
0	0	0	0	1	X	X	X	yes	no	no
0	0	0	1	X	X	X	X	yes	yes	no
0	0	1	0	X	X	X	X	yes	yes	no
0	0	1	1	X	X	X	X	yes	yes	no
0	1	0	0	X	X	X	X	yes	yes	no
0	1	0	1	X	X	X	X	yes	yes	no
0	1	1	0	X	X	X	X	yes	yes	no
0	1	1	1	X	X	X	X	yes	no	no
1	X	X	X	X	X	X	X	yes	no	no

Where:

“X” is the don’t care bit.

Table 7 Organization of the BCD digits in the DATA byte


MSB				DATA				LSB	
upper digit				lower digit					
UD	UC	UB	UA	LD	LC	LB	LA	addressed to	
0	0	D	D	D	D	D	D	hours	
0	D	D	D	D	D	D	D	minutes	
0	0	D	D	D	D	D	D	days	
0	0	0	D	D	D	D	D	months	
0	0	0	*	**	NODA	COMP	POWF	control/status flags	

Where:

“D” is the data bit

\* = minutes


\*\* = seconds.



(1) The master receiver must signal an end of data to the slave transmitter by *not* generating an acknowledge on the *last byte* that has been clocked out of the slave.

Fig. 10 Master transmitter reads clock/calendar after setting mode pointer.

To read the addressed part of the time counter and alarm register, plus information from specified control/status flags, the BCD digits in the DATA byte are organized as shown in Table 7.



(1) The master receiver must signal an end of data to the slave transmitter by *not* generating an acknowledge on the *last byte* that has been clocked out of the slave.

Fig. 11 Master reads clock/calendar immediately after first byte.

The status of the MODE-POINTER-WORD concerning the CONTROL-nibble remains unchanged until a write to MODE POINTER condition occurs.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	condition	symbol	min.	max.	unit
Supply voltage range					
pin 16 to pin 15		$V_{DD}-V_{SS1}$	-0.3	8.0	V
pin 16 to pin 8		$V_{DD}-V_{SS2}$	-0.3	8.0	V
Voltage input					
pins 4 and 5	note 1	$V_I$	$V_{SS2}-0.8$	$V_{DD}+0.8$	V
pins 6, 7, 13 and 14		$V_I$	$V_{SS1}-0.6$	$V_{DD}+0.6$	V
any other pin		$V_I$	$V_{SS2}-0.6$	$V_{DD}+0.6$	V
Input current		$I_I$	-	10	mA
Output current		$I_O$	-	10	mA
Power dissipation per output		$P_O$	-	100	mW
Total power dissipation		$P_{tot}$	-	200	mW
Operating ambient temperature range		$T_{amb}$	-40	+85	°C
Storage temperature range		$T_{stg}$	-55	+125	°C

**Note to the Ratings**

1. With input impedance of minimum 500  $\Omega$ .

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

## CHARACTERISTICS

$V_{SS2} = 0\text{ V}$ ;  $T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$  unless otherwise specified. Typical values at  $T_{amb} = +25\text{ }^{\circ}\text{C}$

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage						
I <sup>2</sup> C interface clock	$t_{HD}; \text{DAT} \geq 300\text{ ns}$	$V_{DD}-V_{SS2}$	2.5	5.0	6.0	V
		$V_{DD}-V_{SS1}$	1.1	1.5	$V_{DD}-V_{SS2}$	V
Supply current						
$V_{SS1}$ (pin 15)	$V_{DD}-V_{SS1} = 1.5\text{ V}$	$-I_{SS1}$	—	3	10	$\mu\text{A}$
	$V_{DD}-V_{SS1} = 5\text{ V}$	$-I_{SS1}$	—	12	50	$\mu\text{A}$
$V_{SS2}$ (pin 8)	$V_{DD}-V_{SS2} = 5\text{ V}$ ; $I_O = 0$ all outputs	$-I_{SS2}$	—	—	50	$\mu\text{A}$
<b>Input SCL; input/output SDA</b>						
Input voltage LOW		$V_{IL}$	—	—	$0.3 V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.7 V_{DD}$	—	—	V
Leakage current	$V_I = V_{SS2}$ or $V_{DD}$	$ I_{LI} $	—	—	1	$\mu\text{A}$
Input capacitance		$C_I$	—	—	7	pF
<b>Inputs A0, A1, TEST</b>						
Input voltage LOW		$V_{IL}$	—	—	$0.2 V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.7 V_{DD}$	—	—	V
Input leakage current	$V_I = V_{SS2}$ or $V_{DD}$	$\pm I_{LI}$	—	—	250	nA
<b>Inputs EXTPF, PFIN</b>						
Input voltage LOW		$V_{IL}$	0	—	$0.2 V_{DD}-V_{SS1}$	V
Input voltage HIGH		$V_{IH}$	$0.7 V_{DD}-V_{SS1}$	—	—	V
Input leakage current	$V_I = V_{SS1}$ to $V_{DD}$ $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; $V_I = V_{SS1}$ to $V_{DD}$	$\pm I_{LI}$	—	—	1.0	$\mu\text{A}$
		$\pm I_{LI}$	—	—	0.1	$\mu\text{A}$

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Output SDA</b>						
(n channel open drain)						
Output "ON"	$I_O = 3 \text{ mA};$ $V_{DD}-V_{SS2} = 2.5 \text{ to}$ $6 \text{ V}$	$V_{OL}$	—	—	0.4	V
Leakage current	$V_{DD}-V_{SS2} = 6 \text{ V};$ $V_O = 6 \text{ V}$	$ I_{L} $	—	—	1	$\mu\text{A}$
<b>Outputs</b>						
Outputs SEC, MIN, COMP, FSET (normal buffer outputs)						
Output voltage LOW	$V_{DD}-V_{SS2} = 2.5 \text{ V};$ $I_O = 0.3 \text{ mA}$	$V_{OL}$	—	—	0.4	V
	$V_{DD}-V_{SS2} = 4 \text{ to } 6 \text{ V};$ $I_O = 1.6 \text{ mA}$	$V_{OL}$	—	—	0.4	V
Output voltage HIGH	$V_{DD}-V_{SS2} = 2.5 \text{ V};$ $-I_O = 0.1 \text{ mA}$	$V_{OH}$	$V_{DD}-0.4$	—	—	V
	$V_{DD}-V_{SS2} = 4 \text{ to } 6 \text{ V};$ $-I_O = 0.5 \text{ mA}$	$V_{OH}$	$V_{DD}-0.4$	—	—	V
<b>Internal threshold voltage</b>						
Power failure detection		$V_{TH1}$	1	1.2	1.4	V
Power "ON" reset		$V_{TH2}$	1.5	2.0	2.5	V
<b>Rise and fall times of input signals</b>						
Input EXTPF		$t_r, t_f$	—	—	1	$\mu\text{s}$
Input PFIN		$t_r, t_f$	—	—	$\infty$	$\mu\text{s}$
Input signals except EXTPF and PFIN between $V_{IL}$ and $V_{IH}$ levels						
rise time		$t_r$	—	—	1	$\mu\text{s}$
fall time		$t_f$	—	—	0.3	$\mu\text{s}$

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Oscillator</b>						
Integrated oscillator capacitance		C <sub>OUT</sub>	—	40	—	pF
Oscillator feedback resistance		R <sub>f</sub>	—	3	—	MΩ
Oscillator stability	$\Delta(V_{DD}-V_{SS1})$ = 100 mV; at $V_{DD}-V_{SS1} = 1.55$ V; T <sub>amb</sub> = 25 °C	f/f <sub>osc</sub>	—	$2 \times 10^{-7}$	—	—
Quartz crystal parameters	f = 32.768 kHz					
Series resistance		R <sub>S</sub>	—	—	40	kΩ
Parallel capacitance		C <sub>L</sub>	—	10	—	pF
Trimmer capacitance		C <sub>T</sub>	5	—	25	pF

APPLICATION INFORMATION




Fig. 12 Application example of the PCF8573 clock/calendar.




Fig. 13 Application example of the PCF8573 with common VSS1 and VSS2 supply.






Fig. 14 Typical supply current ( $-I_{SS1}$ ) as a function of clock supply voltage ( $V_{DD} - V_{SS1}$ ) at  $T_{amb} = -40$  to  $+85$  °C.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.





## REMOTE 8-BIT I/O EXPANDER FOR I<sup>2</sup>C-BUS

### GENERAL DESCRIPTION

The PCF8574 is a single-chip silicon gate CMOS circuit. It provides remote I/O expansion for the MAB8400 and PCF84CXX microcontroller families via the two-line serial bidirectional bus (I<sup>2</sup>C). It can also interface microcomputers without a serial interface to the I<sup>2</sup>C-bus (as a slave function only). The device consists of an 8-bit quasi-bidirectional port and an I<sup>2</sup>C interface.

The PCF8574 has low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line (INT) which is connected to the interrupt logic of the microcomputer on the I<sup>2</sup>C-bus. By sending an interrupt signal on this line, the remote I/O can inform the microcomputer if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus. This means that the PCF8574 can remain a simple slave device.

The PCF8574 and the PCF8574A versions differ only in their slave address as shown in Fig.9.

### Features

- Operating supply voltage 2.5 V to 6 V
- Low stand-by current consumption max. 10  $\mu$ A
- Bidirectional expander
- Open drain interrupt output
- 8-bit remote I/O port for the I<sup>2</sup>C-bus
- Peripheral for the MAB8400 and PCF84CXX microcontroller families
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with PCF8574A)




Fig.1 Block diagram.

### PACKAGE OUTLINES

PCF8574P, PCF8574AP: 16-lead DIL; plastic (SOT38).

PCF8574T, PCF8574AT: 16-lead mini-pack; plastic (SO16L; SOT162A).

PINNING




Fig.2 Pinning diagram.

- |         |                         |                                    |
|---------|-------------------------|------------------------------------|
| 1 to 3  | A0 to A2                | address inputs                     |
| 4 to 7  | P0 to P3                | 8-bit quasi-bidirectional I/O port |
| 9 to 12 | P4 to P7                |                                    |
| 8       | V <sub>SS</sub>         | negative supply                    |
| 13      | $\overline{\text{INT}}$ | interrupt output                   |
| 14      | SCL                     | serial clock line                  |
| 15      | SDA                     | serial data line                   |
| 16      | V <sub>DD</sub>         | positive supply                    |




Fig.3 Simplified schematic diagram of each port.

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig.4 Bit transfer.

**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig.5 Definition of start and stop conditions.

**System configuration**

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.6 System configuration.

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS (continued)**

**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.7 Acknowledgement on the I<sup>2</sup>C-bus.

**Timing specifications**

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

parameter	symbol	min.	typ.	max.	unit
SCL clock frequency	$f_{SCL}$	—	—	100	kHz
Tolerable spike width on bus	$t_{SW}$	—	—	100	ns
Bus free time	$t_{BUF}$	4.7	—	—	$\mu s$
Start condition set-up time	$t_{SU}; STA$	4.7	—	—	$\mu s$
Start condition hold time	$t_{HD}; STA$	4.0	—	—	$\mu s$
SCL LOW time	$t_{LOW}$	4.7	—	—	$\mu s$
SCL HIGH time	$t_{HIGH}$	4.0	—	—	$\mu s$
SCL and SDA rise time	$t_r$	—	—	1.0	$\mu s$
SCL and SDA fall time	$t_f$	—	—	0.3	$\mu s$
Data set-up time	$t_{SU}; DAT$	250	—	—	ns
Data hold time	$t_{HD}; DAT$	0	—	—	ns
SCL LOW to data out valid	$t_{VD}; DAT$	—	—	3.4	$\mu s$
Stop condition set-up time	$t_{SU}; STO$	4.0	—	—	$\mu s$




Fig.8 I<sup>2</sup>C-bus timing diagram.

**FUNCTIONAL DESCRIPTION**

Addressing (see Figs 9, 10 and 11)




Fig.9 PCF8574 and PCF8574A slave addresses.

Each bit of the PCF8574 I/O port can be independently used as an input or an output. Input data is transferred from the port to the microcomputer by the READ mode. Output data is transmitted to the port by the WRITE mode.




Fig.10 WRITE mode (output port).






Fig. 11 READ mode (input port).

**Note**

A LOW-to-HIGH transition of SDA, while SCL is HIGH is defined as the stop condition (P). Transfer of data can be stopped at any moment by a stop condition. When this occurs, data present at the last acknowledge phase is valid (output mode). Input data is lost.

**Interrupt** (see Figs 12 and 13)

The PCF8574/PCF8574A provides an open drain output ( $\overline{\text{INT}}$ ) which can be fed to a corresponding input of the microcomputer. This gives these chips a type of master function which can initiate an action elsewhere in the system.




Fig. 12 Application of multiple PCF8574s with interrupt.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iV}$  the signal  $\overline{\text{INT}}$  is valid.

Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt.

Resetting occurs as follows:

- In the READ mode at the acknowledge bit after the rising edge of the SCL signal.
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal.

Each change of the ports after the resettings will be detected and after the next rising clock edge, will be transmitted as  $\overline{\text{INT}}$ .

Reading from or writing to another device does not affect the interrupt circuit.




Fig. 13 Interrupt generated by a change of input to port P5.

**FUNCTIONAL DESCRIPTION** (continued)**Quasi-bidirectional I/O ports** (see Fig.14)

A quasi-bidirectional port can be used as an input or output without the use of a control signal for data direction. At power-on the ports are HIGH. In this mode only a current source to V<sub>DD</sub> is active. An additional strong pull-up to V<sub>DD</sub> allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The ports should be HIGH before being used as inputs.




Fig.14 Transient pull-up current  $I_{OHt}$  while P3 changes from LOW-to-HIGH and back to LOW.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V <sub>DD</sub>	-0.5	+ 7.0	V
Input voltage range	V <sub>I</sub>	V <sub>SS</sub> - 0.5	V <sub>DD</sub> + 0.5	V
DC input current	± I <sub>I</sub>	-	20	mA
DC output current	± I <sub>O</sub>	-	25	mA
V <sub>DD</sub> or V <sub>SS</sub> current	± I <sub>DD</sub> ; ± I <sub>SS</sub>	-	100	mA
Total power dissipation	P <sub>tot</sub>	-	400	mW
Power dissipation per output	P <sub>O</sub>	-	100	mW
Operating ambient temperature range	T <sub>amb</sub>	-40	+ 85	°C
Storage temperature range	T <sub>stg</sub>	-65	+ 150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

**CHARACTERISTICS**


$V_{DD} = 2.5$  to  $6$  V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  to  $+85$  °C unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage		$V_{DD}$	2.5	—	6.0	V
Supply current	$V_{DD} = 6$ V; no load; $V_I = V_{DD}$ or $V_{SS}$					
operating	$f_{SCL} = 100$ kHz	$I_{DD}$	—	40	100	$\mu$ A
standby		$I_{DDO}$	—	2.5	10	$\mu$ A
Power-on reset level	note 1	$V_{POR}$	—	1.3	2.4	V
<b>Input SCL; input/output SDA</b>						
Input voltage LOW		$V_{IL}$	-0.5	—	$0.3V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.7V_{DD}$	—	$V_{DD} + 0.5$	V
Output current LOW	$V_{OL} = 0.4$ V	$I_{OL}$	3	—	—	mA
Leakage current	$V_I = V_{DD}$ or $V_{SS}$	$ I_{L} $	—	—	1	$\mu$ A
Input capacitance (SCL, SDA)	$V_I = V_{SS}$	$C_I$	—	—	7	pF
<b>I/O ports</b>						
Input voltage LOW		$V_{IL}$	-0.5	—	$0.3V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.7V_{DD}$	—	$V_{DD} + 0.5$	V
Maximum allowed input current through protection diode	$V_I \geq V_{DD}$ or $\leq V_{SS}$	$\pm I_{IHL}$	—	—	400	$\mu$ A
Output current LOW	$V_{OL} = 1$ V; $V_{DD} = 5$ V	$I_{OL}$	10	25	—	mA
Output current HIGH	$V_{OH} = V_{SS}$	$I_{OH}$	30	—	300	$\mu$ A
Transient pull-up current HIGH during acknowledge (see Fig. 14)	$V_{OH} = V_{SS}$ ; $V_{DD} = 2.5$ V	$-I_{OHt}$	—	1	—	mA
Input/Output capacitance		$C_{I/O}$	—	—	10	pF
<b>Port timing (see Figs 10 and 11)</b>						
Output data valid	$C_L = \leq 100$ pF	$t_{pv}$	—	—	4	$\mu$ s
Input data set-up		$t_{ps}$	0	—	—	$\mu$ s
Input data hold		$t_{ph}$	4	—	—	$\mu$ s


parameter	conditions	symbol	min.	typ.	max.	unit
<b>Interrupt <math>\overline{INT}</math></b>						
Output current LOW	$V_{OL} = 0.4 \text{ V}$	$I_{OL}$	1.6	—	—	mA
Leakage current	$V_I = V_{DD}$ or $V_{SS}$	$ I_L $	—	—	1	$\mu\text{A}$
<b><math>\overline{INT}</math> timing</b> (see Figs 11 and 13)						
	$C_L = \leq 100 \text{ pF}$					
Input data valid		$t_{iv}$	—	—	4	$\mu\text{s}$
Reset delay		$t_{ir}$	—	—	4	$\mu\text{s}$
<b>Select inputs A0, A1, A2</b>						
Input voltage LOW		$V_{IL}$	-0.5	—	$0.3V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.7V_{DD}$	—	$V_{DD} + 0.5$	V
Input leakage current	pin at $V_{DD}$ or $V_{SS}$	$ I_L $	—	—	250	nA

**Note to the characteristics**

1. The power-on reset circuit resets the I<sup>2</sup>C-bus logic with  $V_{DD} < V_{POR}$  and sets all ports to logic 1 (with current source to  $V_{DD}$ ).




Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.




- (1) T<sub>amb</sub> = -40 °C
- (2) T<sub>amb</sub> = + 25 °C
- (3) T<sub>amb</sub> = + 85 °C

Fig.15 Typical standby current (I<sub>DDO</sub>) as a function of supply voltage (V<sub>DD</sub>).



- (1) T<sub>amb</sub> = -40 °C
- (2) T<sub>amb</sub> = + 25 °C
- (3) T<sub>amb</sub> = + 85 °C

Fig.16 Typical port output current HIGH (I<sub>OH</sub>) as a function of supply voltage (V<sub>DD</sub>); V<sub>OH</sub> = V<sub>SS</sub>.



- (1) T<sub>amb</sub> = -40 °C
- (2) T<sub>amb</sub> = + 25 °C
- (3) T<sub>amb</sub> = + 85 °C

Fig.17 Typical port output current LOW (I<sub>OL</sub>) as a function of supply voltage (V<sub>DD</sub>); V<sub>OL</sub> = 1 V.




## UNIVERSAL LCD DRIVER FOR LOW MULTIPLEX RATES

### GENERAL DESCRIPTION

The PCF8576 is a peripheral device which interfaces to almost any liquid crystal display (LCD) having low multiplex rates. It generates the drive signals for any static or multiplexed LCD containing up to four backplanes and up to 40 segments and can easily be cascaded for larger LCD applications. The PCF8576 is compatible with most microprocessors/microcontrollers and communicates via a two-line bidirectional bus (I<sup>2</sup>C). Communication overheads are minimized by a display RAM with auto-incremented addressing, by hardware subaddressing and by display memory switching (static and duplex drive modes).

### Features

- Single-chip LCD controller/driver
- Selectable backplane drive configuration: static or 2/3/4 backplane multiplexing
- Selectable display bias configuration: static, 1/2 or 1/3
- Internal LCD bias generation with voltage-follower buffers
- 40 segment drives: up to twenty 8-segment numeric characters; up to ten 15-segment alphanumeric characters; or any graphics of up to 160 elements
- 40 x 4-bit RAM for display data storage
- Auto-incremented display data loading across device subaddress boundaries
- Display memory bank switching in static and duplex drive modes
- Versatile blinking modes
- LCD and logic supplies may be separated
- Wide power supply range: from 2 V for low-threshold LCDs and up to 9 V for guest-host LCDs and high-threshold (automobile) twisted nematic LCDs
- Low power consumption
- Power-saving mode for extremely low power consumption in battery-operated and telephone applications
- I<sup>2</sup>C-bus interface
- TTL/CMOS compatible
- Compatible with any 4-bit, 8-bit or 16-bit microprocessors/microcontrollers
- May be cascaded for large LCD applications (up to 2560 segments possible)
- Cascadable with the 24-segment LCD driver PCF8566
- Optimized pinning for single plane wiring in both single and multiple PCF8576 applications
- Space-saving 56-lead plastic mini-pack (VSO56)
- Very low external component count (at most one resistor, even in multiple device applications)
- Compatible with chip-on-glass technology
- Manufactured in silicon gate CMOS process



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

### PACKAGE OUTLINES

PCF8576T: 56-lead mini-pack; plastic (VSO56; SOT190).

PCF8576U: uncased chip in tray

PCF8576U/10: chip-on-film frame carrier (FFC)





Fig. 1 Block diagram.





**PINNING**

1	SDA	I <sup>2</sup> C-bus data input/output
2	SCL	I <sup>2</sup> C-bus clock input/output
3	$\overline{\text{SYNC}}$	cascade synchronization input/output
4	CLK	external clock input/output
5	V <sub>DD</sub>	positive supply voltage
6	OSC	oscillator input
7	A0	I <sup>2</sup> C-bus subaddress inputs
8	A1	
9	A2	
10	SA0	I <sup>2</sup> C-bus slave address bit 0 input
11	V <sub>SS</sub>	logic ground
12	V <sub>LCD</sub>	LCD supply voltage
13	BP0	LCD backplane outputs
14	BP2	
15	BP1	
16	BP3	
17	S0	LCD segment outputs
to	to	
56	S39	

Fig. 2 Pinning diagram.


**FUNCTIONAL DESCRIPTION**

The PCF8576 is a versatile peripheral device designed to interface any microprocessor/microcontroller to a wide variety of LCDs. It can directly drive any static or multiplexed LCD containing up to four backplanes and up to 40 segments. The display configurations possible with the PCF8576 depend on the number of active backplane outputs required; a selection of display configurations is given in Table 1.

**Table 1** Selection of display configurations

active back-plane outputs	no. of segments	7-segment numeric	14-segment alphanumeric	dot matrix
4	160	20 digits + 20 indicator symbols	10 characters + 20 indicator symbols	160 dots (4 x 40)
3	120	15 digits + 15 indicator symbols	8 characters + 8 indicator symbols	120 dots (3 x 40)
2	80	10 digits + 10 indicator symbols	5 characters + 10 indicator symbols	80 dots (2 x 40)
1	40	5 digits + 5 indicator symbols	2 characters + 12 indicator symbols	40 dots

All of the display configurations given in Table 1 can be implemented in the typical system shown in Fig.3. The host microprocessor/microcontroller maintains the 2-line I<sup>2</sup>C-bus communication channel with the PCF8576. A resistor connected between OSC (pin 6) and V<sub>SS</sub> (pin 11) controls the device clock frequency. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are to the power supplies (V<sub>DD</sub>, V<sub>SS</sub> and V<sub>LCD</sub>) and to the LCD panel chosen for the application.



7Z91464.2

Fig.3 Typical system configuration.

**Power-on reset**

At power-on the PCF8576 resets to a defined starting condition as follows:

1. All backplane outputs are set to  $V_{DD}$ .
2. All segment outputs are set to  $V_{DD}$ .
3. The drive mode '1 : 4 multiplex with 1/3 bias' is selected.
4. Blinking is switched off.
5. Input and output bank selectors are reset (as defined in Table 5).
6. The I<sup>2</sup>C-bus interface is initialized.
7. The data pointer and the subaddress counter are cleared.

Data transfers on the I<sup>2</sup>C-bus should be avoided for 1 ms following power-on to allow completion of the reset action.

**LCD bias generator**

The full-scale LCD voltage ( $V_{op}$ ) is obtained from  $V_{DD} - V_{LCD}$ . The LCD voltage may be temperature compensated externally through the  $V_{LCD}$  supply to pin 12. Fractional LCD biasing voltages are obtained from an internal voltage divider of three series resistors connected between  $V_{DD}$  and  $V_{LCD}$ . The centre resistor can be switched out of circuit to provide a 1/2 bias voltage level for the 1 : 2 multiplex configuration.

**LCD voltage selector**

The LCD voltage selector coordinates the multiplexing of the LCD according to the selected LCD drive configuration. The operation of the voltage selector is controlled by MODE SET commands from the command decoder. The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of  $V_{op} = V_{DD} - V_{LCD}$  and the resulting discrimination ratios (D), are given in Table 2.

**Table 2** Preferred LCD drive modes: summary of characteristics

LCD drive mode	LCD bias configuration	$\frac{V_{off} (rms)}{V_{op}}$	$\frac{V_{on} (rms)}{V_{op}}$	$D = \frac{V_{on} (rms)}{V_{off} (rms)}$
static (1 BP)	static (2 levels)	0	1	$\infty$
1 : 2 MUX (2 BP)	1/2 (3 levels)	$\frac{\sqrt{2}}{4} = 0.354$	$\frac{\sqrt{10}}{4} = 0.791$	$\sqrt{5} = 2.236$
1 : 2 MUX (2 BP)	1/3 (4 levels)	$1/3 = 0.333$	$\frac{\sqrt{5}}{3} = 0.745$	$\sqrt{5} = 2.236$
1 : 3 MUX (3 BP)	1/3 (4 levels)	$1/3 = 0.333$	$\frac{\sqrt{33}}{9} = 0.638$	$\frac{\sqrt{33}}{3} = 1.915$
1 : 4 MUX (4 BP)	1/3 (4 levels)	$1/3 = 0.333$	$\frac{\sqrt{3}}{3} = 0.577$	$\sqrt{3} = 1.732$

**LCD voltage selector (continued)**

A practical value for  $V_{Op}$  is determined by equating  $V_{Off} (rms)$  with a defined LCD threshold voltage ( $V_{th}$ ), typically when the LCD exhibits approximately 10% contrast. In the static drive mode a suitable choice is  $V_{Op} \approx 3 V_{th}$ .

Multiplex drive ratios of 1 : 3 and 1 : 4 with 1/2 bias are possible but the discrimination and hence the contrast ratios are smaller ( $\sqrt{3} = 1.732$  for 1 : 3 multiplex or  $\sqrt{21}/3 = 1.528$  for 1 : 4 multiplex).

The advantage of these modes is a reduction of the LCD full scale voltage  $V_{Op}$  as follows:

1 : 3 multiplex (1/2 bias) :  $V_{Op} = \sqrt{6} V_{Off} (rms) = 2.449 V_{Off} (rms)$

1 : 4 multiplex (1/2 bias) :  $V_{Op} = 4\sqrt{3}/3 V_{Off} (rms) = 2.309 V_{Off} (rms)$

These compare with  $V_{Op} = 3 V_{Off} (rms)$  when 1/3 bias is used.

**LCD drive mode waveforms**

The static LCD drive mode is used when a single backplane is provided in the LCD. Backplane and segment drive waveforms for this mode are shown in Fig.4.




Fig.4 Static drive mode waveforms:  $V_{Op} = V_{DD} - V_{LCD}$ .

When two backplanes are provided in the LCD the 1 : 2 multiplex drive mode applies. The PCF8576 allows use of 1/2 or 1/3 bias in this mode as shown in Figs 5 and 6.




Fig.5 Waveforms for 1 : 2 multiplex drive mode with 1/2 bias:  $V_{\text{op}} = V_{\text{DD}} - V_{\text{LCD}}$ .

LCD drive mode waveforms (continued)






Fig.6 Waveforms for 1 : 2 multiplex drive mode with 1/3 bias:  $V_{op} = V_{DD} - V_{LCD}$ .

The backplane and segment drive waveform for the 1 : 3 multiplex drive mode (three LCD backplanes) and for the 1 : 4 multiplex drive mode (four LCD backplanes) are shown in Figs 7 and 8 respectively.



At any instant (t):

$$V_{\text{state 1}}(t) = V_{S_n}(t) - V_{BP0}(t)$$

$$V_{\text{on (rms)}} = \frac{V_{\text{op}}}{9} \sqrt{33} = 0.638 V_{\text{op}}$$


$$V_{\text{state 2}}(t) = V_{S_n}(t) - V_{BP1}(t)$$

$$V_{\text{off (rms)}} = \frac{V_{\text{op}}}{3} = 0.333 V_{\text{op}}$$

7Z91478

Fig.7 Waveforms for 1 : 3 multiplex drive mode:  $V_{\text{op}} = V_{\text{DD}} - V_{\text{LCD}}$ .

LCD drive mode waveforms (continued)



7Z91479

Fig.8 Waveforms for 1 : 4 multiplex drive mode:  $V_{op} = V_{DD} - V_{LCD}$ .



**Oscillator**

*Internal clock*

The internal logic and the LCD drive signals of the PCF8576 are timed either by the built-in oscillator or from an external clock. When the internal oscillator is used, frequency control is performed by a single resistor connected between OSC (pin 6) and V<sub>SS</sub> (pin 11) as shown in Fig.9. In this application, the output from CLK (pin 4) provides the clock signal for cascaded PCF8576s in the system.




Fig.9 Oscillator frequency as a function of R<sub>OSC</sub>:  
 $f_{CLK} \approx (3.4 \times 10^7 / R_{OSC}) \text{ kHz} \cdot \Omega$ .

*External clock*

The condition for external clock is made by tying OSC (pin 6) to V<sub>DD</sub>; CLK (pin 4) then becomes the external clock input.

The clock frequency (f<sub>CLK</sub>) determines the LCD frame frequency and the maximum rate for data reception from the I<sup>2</sup>C-bus. To allow I<sup>2</sup>C-bus transmissions at their maximum data rate of 100 kHz, f<sub>CLK</sub> should be chosen to be above 125 kHz.

A clock signal must always be supplied to the device; removing the clock may freeze the LCD in a DC state.

**Timing**

The timing of the PCF8576 organizes the internal data flow of the device. This includes the transfer of display data from the display RAM to the display segment outputs. In cascaded applications, the synchronization signal SYNC maintains the correct timing relationship between the PCF8576s in the system. The timing also generates the LCD frame frequency which it derives as an integer multiple of the clock frequency (Table 3). The frame frequency is set by the choice of value for R<sub>OSC</sub> when internal clock is used, or by the frequency applied to pin 4 when external clock is used.

**Table 3** LCD frame frequencies

PCF8576 mode	recommended R <sub>OSC</sub> (kΩ)	f <sub>frame</sub>	nominal f <sub>frame</sub> (Hz)
normal mode	180	f <sub>CLK</sub> /2880	64
power-saving mode	1200	f <sub>CLK</sub> /480	64

**Timing (continued)**

The ratio between the clock frequency and the LCD frame frequency depends on the mode in which the device is operating. In the normal mode,  $R_{OSC} = 180\text{ k}\Omega$  will result in the nominal frame frequency. In the power-saving mode the reduction ratio is six times smaller; this allows the clock frequency to be reduced by a factor of six and for the same frame frequency  $R_{OSC}$  will be  $1.2\text{ M}\Omega$ . The reduced clock frequency and the increased value of  $R_{OSC}$  together contribute to a significant reduction in power dissipation. The lower clock frequency has the disadvantage of increasing the response time when large amounts of display data are transmitted on the I<sup>2</sup>C-bus. When a device is unable to 'digest' a display data byte before the next one arrives, it holds the SCL line LOW until the first display data byte is stored. This slows down the transmission rate of the I<sup>2</sup>C-bus but no data loss occurs.

**Display latch**

The display latch holds the display data while the corresponding multiplex signals are generated. There is a one-to-one relationship between the data in the display latch, the LCD segment outputs and one column of the display RAM.

**Shift register**

The shift register serves to transfer display information from the display RAM to the display latch while previous data is displayed.

**Segment outputs**

The LCD drive section includes 40 segment outputs S0 to S39 (pins 17 to 56) which should be connected directly to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with the data resident in the display latch. When less than 40 segment outputs are required the unused segment outputs should be left open.

**Backplane outputs**

The LCD drive section includes four backplane outputs BPO to BP3 which should be connected directly to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required the unused outputs can be left open. In the 1 : 3 multiplex drive mode BP3 carries the same signal as BP1, therefore these two adjacent outputs can be tied together to give enhanced drive capabilities. In the 1 : 2 multiplex drive mode BPO and BP2, BP1 and BP3 respectively carry the same signals and may also be paired to increase the drive capabilities. In the static drive mode the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements.

**Display RAM**

The display RAM is a static 40 x 4-bit RAM which stores LCD data. A logic 1 in the RAM bit-map indicates the 'on' state of the corresponding LCD segment; similarly, a logic 0 indicates the 'off' state. There is a one-to-one correspondence between the RAM addresses and the segment outputs, and between the individual bits of a RAM word and the backplane outputs. The first RAM column corresponds to the 40 segments operated with respect to backplane BPO (Fig.10). In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with BP1, BP2 and BP3 respectively.




Fig.10 Display RAM bit-map showing direct relationship between display RAM addresses and segment outputs, and between bits in a RAM word and backplane outputs.

When display data are transmitted to the PCF8576 the display bytes received are stored in the display RAM according to the selected LCD drive mode. To illustrate the filling order, an example of a 7-segment numeric display showing all drive modes is given in Fig.11; the RAM filling organization depicted applies equally to other LCD types.

With reference to Fig.11, in the static drive mode the eight transmitted data bits are placed in bit 0 of eight successive display RAM addresses. In the 1 : 2 multiplex drive mode the eight transmitted data bits are placed in bits 0 and 1 of four successive display RAM addresses. In the 1 : 3 multiplex drive mode these bits are placed in bits 0, 1 and 2 of three successive addresses, with bit 2 of the third address left unchanged. This last bit may, if necessary, be controlled by an additional transfer to this address but care should be taken to avoid overriding adjacent data because full bytes are always transmitted. In the 1 : 4 multiplex drive mode the eight transmitted data bits are placed in bits 0, 1, 2 and 3 of two successive display RAM addresses.

**Data pointer**

The addressing mechanism for the display RAM is realized using the data pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the data pointer by the LOAD DATA POINTER command. Following this, an arriving data byte is stored starting at the display RAM address indicated by the data pointer thereby observing the filling order shown in Fig.11. The data pointer is automatically incremented according to the LCD configuration chosen. That is, after each byte is stored, the contents of the data pointer are incremented by eight (static drive mode), by four (1 : 2 multiplex drive mode), by three (1 : 3 multiplex drive mode) or by two (1 : 4 multiplex drive mode).

**Subaddress counter**

The storage of display data is conditioned by the contents of the subaddress counter. Storage is allowed to take place only when the contents of the subaddress counter agree with the hardware subaddress applied to A0, A1 and A2 (pins 7, 8, and 9). The subaddress counter value is defined by the DEVICE SELECT command. If the contents of the subaddress counter and the hardware subaddress do not agree then data storage is inhibited but the data pointer is incremented as if data storage had taken place. The subaddress counter is also incremented when the data pointer overflows.

drive mode	LCD segments	LCD backplanes	display RAM filling order	transmitted display byte																																																								
static			<table border="1"> <tr> <td>n</td> <td>n+1</td> <td>n+2</td> <td>n+3</td> <td>n+4</td> <td>n+5</td> <td>n+6</td> <td>n+7</td> </tr> <tr> <td>c</td> <td>b</td> <td>a</td> <td>f</td> <td>g</td> <td>e</td> <td>d</td> <td>DP</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> </table>	n	n+1	n+2	n+3	n+4	n+5	n+6	n+7	c	b	a	f	g	e	d	DP	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	<table border="1"> <tr> <td colspan="2">msb</td> <td colspan="6">lsb</td> </tr> <tr> <td>c</td> <td>b</td> <td>a</td> <td>f</td> <td>g</td> <td>e</td> <td>d</td> <td>DP</td> </tr> </table>	msb		lsb						c	b	a	f	g	e	d	DP
n	n+1	n+2	n+3	n+4	n+5	n+6	n+7																																																					
c	b	a	f	g	e	d	DP																																																					
x	x	x	x	x	x	x	x																																																					
x	x	x	x	x	x	x	x																																																					
x	x	x	x	x	x	x	x																																																					
msb		lsb																																																										
c	b	a	f	g	e	d	DP																																																					
1 : 2 multiplex			<table border="1"> <tr> <td>n</td> <td>n+1</td> <td>n+2</td> <td>n+3</td> </tr> <tr> <td>a</td> <td>f</td> <td>e</td> <td>d</td> </tr> <tr> <td>b</td> <td>g</td> <td>c</td> <td>DP</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> <td>x</td> </tr> </table>	n	n+1	n+2	n+3	a	f	e	d	b	g	c	DP	x	x	x	x	x	x	x	x	<table border="1"> <tr> <td colspan="2">msb</td> <td colspan="4">lsb</td> </tr> <tr> <td>a</td> <td>b</td> <td>f</td> <td>g</td> <td>e</td> <td>d</td> </tr> <tr> <td colspan="2"></td> <td colspan="4">DP</td> </tr> </table>	msb		lsb				a	b	f	g	e	d			DP																					
n	n+1	n+2	n+3																																																									
a	f	e	d																																																									
b	g	c	DP																																																									
x	x	x	x																																																									
x	x	x	x																																																									
msb		lsb																																																										
a	b	f	g	e	d																																																							
		DP																																																										
1 : 3 multiplex			<table border="1"> <tr> <td>n</td> <td>n+1</td> <td>n+2</td> </tr> <tr> <td>b</td> <td>a</td> <td>f</td> </tr> <tr> <td>DP</td> <td>d</td> <td>e</td> </tr> <tr> <td>c</td> <td>g</td> <td>x</td> </tr> <tr> <td>x</td> <td>x</td> <td>x</td> </tr> </table>	n	n+1	n+2	b	a	f	DP	d	e	c	g	x	x	x	x	<table border="1"> <tr> <td colspan="2">msb</td> <td colspan="5">lsb</td> </tr> <tr> <td>b</td> <td>DP</td> <td>c</td> <td>a</td> <td>d</td> <td>g</td> <td>f</td> </tr> <tr> <td colspan="2"></td> <td colspan="5">e</td> </tr> </table>	msb		lsb					b	DP	c	a	d	g	f			e																								
n	n+1	n+2																																																										
b	a	f																																																										
DP	d	e																																																										
c	g	x																																																										
x	x	x																																																										
msb		lsb																																																										
b	DP	c	a	d	g	f																																																						
		e																																																										
1 : 4 multiplex			<table border="1"> <tr> <td>n</td> <td>n+1</td> </tr> <tr> <td>a</td> <td>f</td> </tr> <tr> <td>c</td> <td>e</td> </tr> <tr> <td>b</td> <td>g</td> </tr> <tr> <td>DP</td> <td>d</td> </tr> </table>	n	n+1	a	f	c	e	b	g	DP	d	<table border="1"> <tr> <td colspan="2">msb</td> <td colspan="6">lsb</td> </tr> <tr> <td>a</td> <td>c</td> <td>b</td> <td>DP</td> <td>f</td> <td>e</td> <td>g</td> <td>d</td> </tr> </table>	msb		lsb						a	c	b	DP	f	e	g	d																														
n	n+1																																																											
a	f																																																											
c	e																																																											
b	g																																																											
DP	d																																																											
msb		lsb																																																										
a	c	b	DP	f	e	g	d																																																					

7291469

Fig. 11 Relationships between LCD layout, drive mode, display RAM filling order and display data transmitted over the I<sup>2</sup>C bus (x = data bit unchanged).

**Subaddress counter** (continued)

The storage arrangements described lead to extremely efficient data loading in cascaded applications. When a series of display bytes are being sent to the display RAM, automatic wrap-over to the next PCF8576 occurs when the last RAM address is exceeded. Subaddressing across device boundaries is successful even if the change to the next device in the cascade occurs within a transmitted character (such as during the 14th display data byte transmitted in 1 : 3 multiplex mode).

**Output bank selector**

This selects one of the four bits per display RAM address for transfer to the display latch. The actual bit chosen depends on the particular LCD drive mode in operation and on the instant in the multiplex sequence. In 1 : 4 multiplex, all RAM addresses of bit 0 are the first to be selected, these are followed by the contents of bit 1, bit 2 and then bit 3. Similarly in 1 : 3 multiplex, bits 0, 1 and 2 are selected sequentially. In 1 : 2 multiplex, bits 0 then 1 are selected and, in the static mode, bit 0 is selected.

The PCF8576 includes a RAM bank switching feature in the static and 1 : 2 multiplex drive modes. In the static drive mode, the BANK SELECT command may request the contents of bit 2 to be selected for display instead of bit 0 contents. In the 1 : 2 drive mode, the contents of bits 2 and 3 may be selected instead of bits 0 and 1. This gives the provision for preparing display information in an alternative bank and to be able to switch to it once it is assembled.

**Input bank selector**

The input bank selector loads display data into the display RAM according to the selected LCD drive configuration. Display data can be loaded in bit 2 in static drive mode or in bits 2 and 3 in 1 : 2 drive mode by using the BANK SELECT command. The input bank selector functions independently of the output bank selector.

**Blinker**

The display blinking capabilities of the PCF8576 are very versatile. The whole display can be blinked at frequencies selected by the BLINK command. The blinking frequencies are integer multiples of the clock frequency; the ratios between the clock and blinking frequencies depend on the mode in which the device is operating, as shown in Table 4.

An additional feature is for an arbitrary selection of LCD segments to be blinked. This applies to the static and 1 : 2 LCD drive modes and can be implemented without any communication overheads. By means of the output bank selector, the displayed RAM banks are exchanged with alternate RAM banks at the blinking frequency. This mode can also be specified by the BLINK command.

In the 1 : 3 and 1 : 4 multiplex modes, where no alternate RAM bank is available, groups of LCD segments can be blinked by selectively changing the display RAM data at fixed time intervals.

If the entire display is to be blinked at a frequency other than the nominal blinking frequency, this can be effectively performed by resetting and setting the display enable bit E at the required rate using the MODE SET command.

**Blinker (continued)**

**Table 4** Blinking frequencies

blinking mode	normal operating mode ratio	power-saving mode ratio	nominal blinking frequency $f_{\text{blink}}$ (Hz)
off	—	—	blinking off
2 Hz	$f_{\text{CLK}}/92160$	$f_{\text{CLK}}/15360$	2
1 Hz	$f_{\text{CLK}}/184320$	$f_{\text{CLK}}/30720$	1
0.5 Hz	$f_{\text{CLK}}/368640$	$f_{\text{CLK}}/61440$	0.5

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig.12 Bit transfer.

**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig.13 Definition of start and stop conditions.

**System configuration**

A device generating a message is a "transmitter", a device receiving a message is a "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.14 System configuration.

**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.15 Acknowledgement on the I<sup>2</sup>C bus.

**Note**

The general characteristics and detailed specification of the I<sup>2</sup>C bus are described in a separate data sheet (serial data buses) in handbook: ICs for digital systems in radio, audio and video equipment.

### PCF8576 I<sup>2</sup>C-bus controller

The PCF8576 acts as an I<sup>2</sup>C slave receiver. It does not initiate I<sup>2</sup>C-bus transfers or transmit data to an I<sup>2</sup>C master receiver. The only data output from the PCF8576 are the acknowledge signals of the selected devices. Device selection depends on the I<sup>2</sup>C-bus slave address, on the transferred command data and on the hardware subaddress.

In single device applications, the hardware subaddress inputs A0, A1 and A2 are normally tied to V<sub>SS</sub> which defines the hardware subaddress 0. In multiple device applications A0, A1 and A2 are tied to V<sub>SS</sub> or V<sub>DD</sub> according to a binary coding scheme such that no two devices with a common I<sup>2</sup>C slave address have the same hardware subaddress.

In the power-saving mode it is possible that the PCF8576 is not able to keep up with the highest transmission rates when large amounts of display data are transmitted. If this situation occurs, the PCF8576 forces the SCL line LOW until its internal operations are completed. This is known as the 'clock synchronization feature' of the I<sup>2</sup>C-bus and serves to slow down fast transmitters. Data loss does not occur.

### Input filters

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

### I<sup>2</sup>C-bus protocol

Two I<sup>2</sup>C-bus slave addresses (0111000 and 0111001) are reserved for PCF8576. The least-significant bit of the slave address that a PCF8576 will respond to is defined by the level tied at its input SA0 (pin 10). Therefore, two types of PCF8576 can be distinguished on the same I<sup>2</sup>C-bus which allows:

- (a) up to 16 PCF8576s on the same I<sup>2</sup>C-bus for very large LCD applications;
- (b) the use of two types of LCD multiplex on the same I<sup>2</sup>C-bus.

The I<sup>2</sup>C-bus protocol is shown in Fig.16. The sequence is initiated with a start condition (S) from the I<sup>2</sup>C-bus master which is followed by one of the two PCF8576 slave addresses available. All PCF8576s with the corresponding SA0 level acknowledge in parallel the slave address but all PCF8576s with the alternative SA0 level ignore the whole I<sup>2</sup>C-bus transfer. After acknowledgement, one or more command bytes (m) follow which define the status of the addressed PCF8576s. The last command byte is tagged with a cleared most significant bit, the continuation bit C. The command bytes are also acknowledged by all addressed PCF8576s on the bus.

After the last command byte, a series of display data bytes (n) may follow. These display data bytes are stored in the display RAM at the address specified by the data pointer and the subaddress counter. Both data pointer and subaddress counter are automatically updated and the data are directed to the intended PCF8576 device. The acknowledgement after each byte is made only by the (A0, A1, A2) addressed PCF8576. After the last display byte, the I<sup>2</sup>C-bus master issues a stop condition (P).







Fig.16 I<sup>2</sup>C-bus protocol.

**Command decoder**

The command decoder identifies command bytes that arrive on the I<sup>2</sup>C-bus. All available commands carry a continuation bit C in their most-significant bit position (Fig.17). When this bit is set, it indicates that the next byte of the transfer to arrive will also represent a command. If the bit is reset, it indicates the last command byte of the transfer. Further bytes will be regarded as display data.



7Z91471

Fig.17 General format of command byte.

The five commands available to the PCF8576 are defined in Table 5.

## Command decoder (continued)

Table 5 Definition of PCF8576 commands

command/opcode	options	description																																		
<b>MODE SET</b> <div style="border: 1px solid black; padding: 2px; display: inline-block; margin: 5px;"> C 1 0 LP E B M1 MO </div>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">LCD drive mode</td> <td style="width: 50%;">bits M1 MO</td> </tr> <tr> <td>static (1 BP)</td> <td style="text-align: center;">0 1</td> </tr> <tr> <td>1 : 2 MUX (2 BP)</td> <td style="text-align: center;">1 0</td> </tr> <tr> <td>1 : 3 MUX (3 BP)</td> <td style="text-align: center;">1 1</td> </tr> <tr> <td>1 : 4 MUX (4 BP)</td> <td style="text-align: center;">0 0</td> </tr> <tr> <td colspan="2"> </td> </tr> <tr> <td>LCD bias</td> <td>bit B</td> </tr> <tr> <td>1/3 bias</td> <td style="text-align: center;">0</td> </tr> <tr> <td>1/2 bias</td> <td style="text-align: center;">1</td> </tr> <tr> <td colspan="2"> </td> </tr> <tr> <td>display status</td> <td>bit E</td> </tr> <tr> <td>disabled (blank)</td> <td style="text-align: center;">0</td> </tr> <tr> <td>enabled</td> <td style="text-align: center;">1</td> </tr> <tr> <td colspan="2"> </td> </tr> <tr> <td>mode</td> <td>bit LP</td> </tr> <tr> <td>normal mode</td> <td style="text-align: center;">0</td> </tr> <tr> <td>power-saving mode</td> <td style="text-align: center;">1</td> </tr> </table>	LCD drive mode	bits M1 MO	static (1 BP)	0 1	1 : 2 MUX (2 BP)	1 0	1 : 3 MUX (3 BP)	1 1	1 : 4 MUX (4 BP)	0 0			LCD bias	bit B	1/3 bias	0	1/2 bias	1			display status	bit E	disabled (blank)	0	enabled	1			mode	bit LP	normal mode	0	power-saving mode	1	<p>Defines LCD drive mode</p> <p>Defines LCD bias configuration</p> <p>Defines display status The possibility to disable the display allows implementation of blinking under external control</p> <p>Defines power dissipation mode</p>
LCD drive mode	bits M1 MO																																			
static (1 BP)	0 1																																			
1 : 2 MUX (2 BP)	1 0																																			
1 : 3 MUX (3 BP)	1 1																																			
1 : 4 MUX (4 BP)	0 0																																			
LCD bias	bit B																																			
1/3 bias	0																																			
1/2 bias	1																																			
display status	bit E																																			
disabled (blank)	0																																			
enabled	1																																			
mode	bit LP																																			
normal mode	0																																			
power-saving mode	1																																			
<b>LOAD DATA POINTER</b> <div style="border: 1px solid black; padding: 2px; display: inline-block; margin: 5px;"> C 0 P5 P4 P3 P2 P1 P0 </div>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">bits P5 P4 P3 P2 P1 P0</td> <td style="width: 50%;"></td> </tr> <tr> <td colspan="2">6-bit binary value of 0 to 39</td> </tr> </table>	bits P5 P4 P3 P2 P1 P0		6-bit binary value of 0 to 39		<p>Six bits of immediate data, bits P5 to P0, are transferred to the data pointer to define one of forty display RAM addresses</p>																														
bits P5 P4 P3 P2 P1 P0																																				
6-bit binary value of 0 to 39																																				
<b>DEVICE SELECT</b> <div style="border: 1px solid black; padding: 2px; display: inline-block; margin: 5px;"> C 1 1 0 0 A2 A1 A0 </div>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">bits</td> <td style="width: 50%;">A0 A1 A2</td> </tr> <tr> <td colspan="2">3-bit binary value of 0 to 7</td> </tr> </table>	bits	A0 A1 A2	3-bit binary value of 0 to 7		<p>Three bits of immediate data, bits A0 to A2, are transferred to the subaddress counter to define one of eight hardware subaddresses</p>																														
bits	A0 A1 A2																																			
3-bit binary value of 0 to 7																																				

command/opcode	options			description								
<b>BANK SELECT</b> <table border="1" style="margin: 5px;"> <tr> <td>C</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>I</td> <td>O</td> </tr> </table>	C	1	1	1	1	0	I	O	static	1 : 2 MUX	bit I	Defines input bank selection (storage of arriving display data)
	C	1	1	1	1	0	I	O				
	RAM bit 0 RAM bit 2	RAM bits 0, 1 RAM bits 2, 3	0 1									
	static	1 : 2 MUX	bit O	Defines output bank selection (retrieval of LCD display data)								
RAM bit 0 RAM bit 2	RAM bits 0, 1 RAM bits 2, 3	0 1										
				The BANK SELECT command has no effect in 1 : 3 and 1 : 4 multiplex drive modes								
<b>BLINK</b> <table border="1" style="margin: 5px;"> <tr> <td>C</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>A</td> <td>BF1</td> <td>BF0</td> </tr> </table>	C	1	1	1	0	A	BF1	BF0	blink frequency	bits BF1	BF0	Defines the blinking frequency
	C	1	1	1	0	A	BF1	BF0				
	off	0	0									
	2 Hz	0	1									
	1 Hz	1	0									
0.5 Hz	1	1										
blink mode		bit A		Selects the blinking mode; normal operation with frequency set by bits BF1, BF0, or blinking by alternation of display RAM banks. Alternation blinking does not apply in 1 : 3 and 1 : 4 multiplex drive modes								
normal blinking		0										
alternation blinking		1										

**Display controller**

The display controller executes the commands identified by the command decoder. It contains the status registers of the PCF8576 and coordinates their effects. The controller is also responsible for loading display data into the display RAM as required by the filling order.

**Cascaded operation**

In large display configurations, up to 16 PCF8576s can be distinguished on the same I<sup>2</sup>C-bus by using the 3-bit hardware subaddress (A0, A1, A2) and the programmable I<sup>2</sup>C slave address (SA0). It is also possible to cascade up to 16 PCF8576s. When cascaded, several PCF8576s are synchronized so that they can share the backplane signals from one of the devices in the cascade. Such an arrangement is cost-effective in large LCD applications since the backplane outputs of only one device need to be through-plated to the backplane electrodes of the display. The other PCF8576s of the cascade contribute additional segment outputs but their backplane outputs are left open (Fig.18).

The SYNC line is provided to maintain the correct synchronization between all cascaded PCF8576s. This synchronization is guaranteed after the power-on reset. The only time that SYNC is likely to be needed is if synchronization is accidentally lost (e.g. by noise in adverse electrical environments; or by the definition of a multiplex mode when PCF8576s with differing SA0 levels are cascaded). SYNC is organized as an input/output pin; the output section being realized as an open-drain driver with an internal pull-up resistor. A PCF8576 asserts the SYNC line at the onset of its last active backplane signal and monitors the SYNC line at all other times. Should synchronization in the cascade be lost, it will be restored by the first PCF8576 to assert SYNC. The timing relationships between the backplane waveforms and the SYNC signal for the various drive modes of the PCF8576 are shown in Fig.19.





Fig.18 Cascaded PCF8576 configuration.



**Note**

Excessive capacitive coupling between SCL or CLK and SYNC may cause erroneous synchronization. If this proves to be a problem, the capacitance of the  $\overline{\text{SYNC}}$  line should be increased (e.g. by an external capacitor between  $\overline{\text{SYNC}}$  and  $V_{DD}$ ). Degradation of the positive edge of the SYNC pulse may be countered by an external pull-up resistor.

Fig.19 Synchronization of the cascade for the various PCF8576 drive modes.

For single plane wiring of packaged PCF8576s and chip-on-glass cascading, see 'APPLICATION INFORMATION'.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	$V_{DD}$	-0,5 to + 11 V
LCD supply voltage range	$V_{LCD}$	$V_{DD}-11$ to $V_{DD}$ V
Input voltage range (SCL; SDA; A0 to A2; OSC; CLK; SYNC; SA0)	$V_I$	$V_{SS}-0,5$ to $V_{DD} + 0,5$ V
Output voltage range (S0 to S39; BP0 to BP3)	$V_O$	$V_{LCD}-0,5$ to $V_{DD} + 0,5$ V
D.C. input current	$\pm I_I$	max. 20 mA
D.C. output current	$\pm I_O$	max. 25 mA
$V_{DD}$ , $V_{SS}$ or $V_{LCD}$ current	$\pm I_{DD}$ , $\pm I_{SS}$ , $\pm I_{LCD}$	max. 50 mA
Power dissipation per package	$P_{tot}$	max. 400 mW
Power dissipation per output	$P_O$	max. 100 mW
Storage temperature range	$T_{stg}$	-65 to + 150 °C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

**D.C. CHARACTERISTICS** $V_{SS} = 0$  V;  $V_{DD} = 2$  to 9 V;  $V_{LCD} = V_{DD}-2$  to  $V_{DD}-9$  V; $T_{amb} = -40$  to + 85 °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Operating supply voltage	$V_{DD}$	2	—	9	V
LCD supply voltage (note 1)	$V_{LCD}$	$V_{DD}-9$	—	$V_{DD}-2$	V
Operating supply current (normal mode) at $f_{CLK} = 200$ kHz (note 2)	$I_{DD}$	—	—	180	$\mu$ A
Power-saving mode supply current at $V_{DD} = 3,5$ V; $V_{LCD} = 0$ V; $f_{CLK} = 35$ kHz (note 2)	$I_{LP}$	—	—	60	$\mu$ A
<b>Logic</b>					
Input voltage LOW	$V_{IL}$	$V_{SS}$	—	$0,3 V_{DD}$	V
Input voltage HIGH	$V_{IH}$	$0,7 V_{DD}$	—	$V_{DD}$	V
Output voltage LOW at $I_O = 0$ mA	$V_{OL}$	—	—	0,05	V
Output voltage HIGH at $I_O = 0$ mA	$V_{OH}$	$V_{DD}-0,05$	—	—	V
Output current LOW (CLK, SYNC) at $V_{OL} = 1,0$ V; $V_{DD} = 5$ V	$I_{OL1}$	1	—	—	mA
Output current HIGH (CLK) at $V_{OH} = 4,0$ V; $V_{DD} = 5$ V	$I_{OH}$	—	—	-1	mA
Output current LOW (SDA; SCL) at $V_{OL} = 0,4$ V; $V_{DD} = 5$ V	$I_{OL2}$	3	—	—	mA
Leakage current (SA0; A0 to A2; CLK; SCL; SDA) at $V_I = V_{SS}$ or $V_{DD}$	$\pm I_{L1}$	—	—	1	$\mu$ A

parameter	symbol	min.	typ.	max.	unit
Leakage current (OSC) at $V_I = V_{DD}$	$\pm I_{L2}$	—	—	1	$\mu A$
Pull-up resistor ( $\overline{SYNC}$ )	$R_{SYNC}$	20	50	150	$k\Omega$
Power-on reset level (note 3)	$V_{REF}$	—	1,0	1,6	V
Tolerable spike width on bus	$t_{sw}$	—	—	100	ns
Input capacitance (note 4)	$C_I$	—	—	7	pF
<b>LCD outputs</b>					
D.C. voltage component (BP0 to BP3) at $C_{BP} = 35$ nF	$\pm V_{BP}$	—	20	—	mV
D.C. voltage component (S0 to S39) at $C_S = 5$ nF	$\pm V_S$	—	20	—	mV
Output impedance (BP0 to BP3) at $V_{LCD} = V_{DD} - 5$ V (note 5)	$R_{BP}$	—	—	5	$k\Omega$
Output impedance (S0 to S39) at $V_{LCD} = V_{DD} - 5$ V (note 5)	$R_S$	—	—	7,0	$k\Omega$

**A.C. CHARACTERISTICS** (note 6)

 $V_{SS} = 0$  V;  $V_{DD} = 2$  to 9 V;  $V_{LCD} = V_{DD} - 2$  to  $V_{DD} - 9$  V;

 $T_{amb} = -40$  to  $+85$  °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Oscillator frequency (normal mode) at $V_{DD} = 5$ V; $R_{osc} = 180$ $k\Omega$ (note 7)	$f_{CLK}$	125	185	288	kHz
Oscillator frequency (power-saving mode) at $V_{DD} = 3,5$ V; $R_{osc} = 1,2$ $M\Omega$	$f_{CLKLP}$	21	31	48	kHz
CLK HIGH time	$t_{CLKH}$	1	—	—	$\mu s$
CLK LOW time	$t_{CLKL}$	1	—	—	$\mu s$
$\overline{SYNC}$ propagation delay	$t_{PSYNC}$	—	—	400	ns
$\overline{SYNC}$ LOW time	$t_{SYNCL}$	1	—	—	$\mu s$
Driver delays with test loads at $V_{LCD} = V_{DD} - 5$ V	$t_{PLCD}$	—	—	30	$\mu s$


## A.C. CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>I<sup>2</sup>C bus</b>					
Bus free time	t <sub>BUF</sub>	4,7	—	—	μs
Start condition hold time	t <sub>HD</sub> ; STA	4	—	—	μs
SCL LOW time	t <sub>LOW</sub>	4,7	—	—	μs
SCL HIGH time	t <sub>HIGH</sub>	4	—	—	μs
Start condition set-up time (repeated start code only)	t <sub>SU</sub> ; STA	4,7	—	—	μs
Data hold time	t <sub>HD</sub> ; DAT	0	—	—	μs
Data set-up time	t <sub>SU</sub> ; DAT	250	—	—	ns
Rise time	t <sub>R</sub>	—	—	1	μs
Fall time	t <sub>F</sub>	—	—	300	ns
Stop condition set-up time	t <sub>SU</sub> ; STO	4,7	—	—	μs

**Notes to characteristics**


1.  $V_{LCD} \leq V_{DD} - 3\text{ V}$  for 1/3 bias.
2. Outputs open; inputs at  $V_{SS}$  or  $V_{DD}$ ; external clock with 50% duty factor; I<sup>2</sup>C bus inactive.
3. Resets all logic when  $V_{DD} < V_{REF}$ .
4. Periodically sampled, not 100% tested.
5. Outputs measured one at a time.
6. All timing values referred to  $V_{IH}$  and  $V_{IL}$  levels with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .
7. At  $f_{CLK} < 125\text{ kHz}$ , I<sup>2</sup>C bus maximum transmission speed is derated.





7Z91472.3

Fig. 20 Test loads.



7Z91473.2

Fig. 21 Driver timing waveforms.







Fig. 22 I<sup>2</sup>C bus timing waveforms.




(a)  $V_{DD} = 5\text{ V}$ ;  $V_{LCD} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .



(b)  $V_{DD} = 5\text{ V}$ ;  $V_{LCD} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .




(c)  $V_{LCD} = 0\text{ V}$ ; external clock;  
 $T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ .




(d)  $V_{LCD} = 0\text{ V}$ ; external clock;  
 $f_{CLK} = \text{nominal frequency}$ .

Fig. 23 Typical supply current characteristics.



(a)  $V_{LCD} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ .



(b)  $V_{DD} = 5\text{ V}$ ;  $V_{LCD} = 0\text{ V}$ .

Fig. 24 Typical characteristics of LCD outputs.

APPLICATION INFORMATION




Fig. 25 Single plane wiring of packaged PCF8576s.

**Chip-on-glass cascading in single plane**

In chip-on-glass technology, where driver devices are bonded directly onto the glass of the LCD, it is important that the devices may be cascaded without the crossing of conductors, but the paths of conductors can be continued on the glass under the chip. All of this is facilitated by the PCF8576 bonding pad layout (Fig. 26). Pads needing bus interconnection between all PCF8576s of the cascade are  $V_{DD}$ ,  $V_{SS}$ ,  $V_{LCD}$ , CLK, SCL, SDA and  $\overline{SYNC}$ . These lines may be led to the corresponding pads of the next PCF8576 through the wide opening between  $V_{LCD}$  pad and the backplane output pads. The only bussed line that does not require a second opening to lead through to the next PCF8576 is  $V_{LCD}$ , being the cascade centre. The placing of  $V_{LCD}$  adjacent to  $V_{SS}$  allows the two supplies to be tied together.

Fig. 27 shows the connection diagram for a cascaded PCF8576 application with single plane wiring. Note the use of the open space between the  $V_{LCD}$  pad and the backplane output pads to route  $V_{DD}$ ,  $V_{SS}$ , CLK, SCL, SDA and  $\overline{SYNC}$ . The external connections may be made to either end of the cascade, wherever most convenient for the connector.

When an external clocking source is to be used, OSC of all devices should be tied to  $V_{DD}$ . The pads OSC, A0, A1, A2 and SA0 have been placed between  $V_{SS}$  and  $V_{DD}$  to facilitate wiring of oscillator, hardware subaddress and slave address.

APPLICATION INFORMATION (continued)




Fig. 26 PCF8576 bonding pad locations.

**Bonding pad locations**

All x/y coordinates are referenced to left-hand bottom corner (0/0, Fig. 26).

Dimensions in  $\mu\text{m}$

pad	x	y		pad	x	y	
S34	160	160	bottom	S33	160	400	left
S35	380	↑	↑	S32	↑	640	↑
S36	580	↑	↑	S31	↑	860	↑
S37	780	↑	↑	S30	↑	1060	↑
S38	980	↑	↑	S29	↑	1260	↑
S39	1180	↑	↑	S28	↑	1460	↑
SDA	1380	↑	↑	S27	↑	1660	↑
SCL	1580	↑	↑	S26	↑	1860	↑
SYNC	1780	↑	↑	S25	↑	2260	↑
CLK	1980	↑	↑	S24	↑	2460	↑
V <sub>DD</sub>	2180	↑	↑	S23	↑	2660	↑
OSC	2400	↑	↑	S22	↑	2860	↑
A0	2640	↓	↓	S21	↑	3060	↑
A1	2910	160	bottom	S20	↓	3260	↓
		↓	↓	S19	↓	3480	↓
S17	160	3960	top	S18	160	3720	left
S16	380	↑	↑	A2	2910	360	right
S15	580	↑	↑	SA0	↑	560	↑
S14	780	↑	↑	V <sub>SS</sub>	↓	760	↓
S13	980	↑	↑	V <sub>LCD</sub>	2880	960	↑
S12	1180	↑	↑	BP0	↑	2360	↑
S11	1380	↑	↑	BP2	↑	2560	↑
S10	1580	↑	↑	BP1	↑	2760	↑
S9	1780	↑	↑	BP3	↑	2960	↑
S8	1980	↑	↑	S0	↑	3160	↑
S7	2180	↑	↑	S1	↑	3360	↑
S6	2400	↑	↑	S2	↓	3560	↓
S5	2640	↓	↓	S3	2910	3760	right
S4	2910	3960	top				

APPLICATION INFORMATION (continued)




Fig. 27 Chip-on-glass application; cascaded PCF8576s with single-plane wiring (viewed from back of chip).





### LCD DIRECT/DUPLEX DRIVER WITH I<sup>2</sup>C-BUS INTERFACE

#### GENERAL DESCRIPTION

The PCF8577 is a single chip, silicon gate CMOS circuit. It is designed to drive liquid crystal displays with up to 32 segments directly, or 64 segments in a duplex manner.

The two-line I<sup>2</sup>C-bus interface substantially reduces wiring overheads in remote display applications. Bus traffic is minimized in multiple IC applications by automatic address incrementing, hardware sub-addressing and display memory switching (direct drive mode).

The PCF8577 and PCF8577A differ only in their slave addresses.

#### Features

- Direct/duplex drive modes with up to 32/64 LCD-segment drive capability per device
- Operating supply voltage: 2.5 to 9 V
- Low power consumption
- I<sup>2</sup>C-bus interface
- Optimized pinning for single plane wiring
- Single-pin built-in oscillator
- Auto-incremented loading across device subaddress boundaries
- Display memory switching in direct drive mode
- May be used as I<sup>2</sup>C-bus output expander
- System expansion up to 256 segments (512 segments with PCF8577A)
- Power-on-reset blanks display




Fig.1 Block diagram.

7287556.3

#### PACKAGE OUTLINES


PCF8577P, PCF8577AP: 40-lead DIL; plastic (SOT129).

PCF8577T, PCF8577AT: 40-lead mini-pack; plastic (VSO40; SOT158A).

PCF8577T, PCF8577AT: in blister tape.

PCF8577U/5, PCF8577AU/5: wafer unsawn.

PCF8577U/10, PCF8577AU/10: chip-on-film frame carrier (FFC).



**PINNING**

**Supply**

35  $V_{DD}$  positive supply  
38  $V_{SS}$  negative supply

**I<sup>2</sup>C-bus**

40 SDA I<sup>2</sup>C-bus data line  
39 SCL I<sup>2</sup>C-bus clock line

**Inputs**

36 A1 hardware address line  
37 A0/OSC hardware address line/oscillator pin

**Outputs**

1 – 32 S32 – S1 segment outputs

**Input – Output**

34 A2/BP2 hardware address line/cascade sync input/backplane output  
33 BP1 cascade sync input/backplane output

Fig.2 Pinning diagram.

**FUNCTIONAL DESCRIPTION**

**Hardware subaddress A0, A1, A2**

The hardware subaddress lines A0, A1, A2 are used to program the device subaddress for each PCF8577 on the bus. Lines A0 and A2 are shared with OSC and BP2 respectively to reduce pin-out requirements.

**A0/OSC** Line A0 is defined as LOW (logic 0) when this pin is used for the local oscillator or when connected to  $V_{SS}$ . Line A0 is defined as HIGH (logic 1) when connected to  $V_{DD}$ .

**A1** Line A1 must be defined as LOW (logic 0) or as HIGH (logic 1) by connection to  $V_{SS}$  or  $V_{DD}$  respectively.

**A2/BP2** In the direct drive mode the second backplane signal BP2 is not used and the A2/BP2 pin is exclusively the A2 input. Line A2 is defined as LOW (logic 0) when connected to  $V_{SS}$  or, if this is not possible, by leaving it unconnected (internal pull-down). Line A2 is defined as HIGH (logic 1) when connected to  $V_{DD}$ .

In the duplex drive mode the second backplane signal BP2 is required and the A2 signal is undefined. In this mode device selection is made exclusively from lines A0 and A1.

**Oscillator A0/OSC**

The PCF8577 has a single-pin built-in oscillator which provides the modulation for the LCD segment driver outputs. One external resistor and one external capacitor are connected to the A0/OSC pin to form the oscillator. In an expanded system containing more than one PCF8577 the backplane signals are usually common to all devices and only one oscillator is needed. The devices which are not used for the oscillator are put into the cascade mode by connecting the A0/OSC pin to either V<sub>DD</sub> or V<sub>SS</sub> depending on the required state for A0. In the cascade mode each PCF8577 is synchronized from the backplane signal(s).

**User-accessible registers**

There are nine user-accessible 1-byte registers. The first is a control register which is used to control the loading of data into the segment byte registers and to select display options. The other eight are segment byte registers, split into two banks of storage, which store the segment data. The set of even numbered segment byte registers is called BANK A. Odd numbered segment byte registers are called BANK B.

There are two slave addresses, one for PCF8577, and one for PCF8577A (see Fig.6). All addressed devices load the second byte into the control register and each device maintains an identical copy of the control byte in the control register at all times (see I<sup>2</sup>C-bus protocol Fig.7), i.e. all addressed devices respond to control commands sent on the bus.

The control register is shown in more detail in Fig.3. The least-significant bits select which device and which segment byte register is loaded next. This part of the register is therefore called the Segment Byte Vector (SBV).

The upper three bits of the SBV (V5 to V3) are compared with the hardware subaddress input signals A2, A1 and A0. If they are the same then the device is enabled for loading, if not the device ignores incoming data but remains active.

The three least-significant bits of the SBV (V2 to V0) address one of the segment byte registers within the enabled chip for loading segment data.

DEVELOPMENT DATA




Fig.3 PCF8577 register organization.

**FUNCTIONAL DESCRIPTION** (continued)

The control register also has two display control bits. These bits are named MODE and BANK. The MODE bit selects whether the display outputs are configured for direct or duplex drive displays. The BANK bit allows the user to display BANK A or BANK B.

**Auto-incremented loading**


After each segment byte is loaded the SBV is incremented automatically. Thus auto-incremented loading occurs if more than one segment byte is received in a data transfer.

Since the SBV addresses both device and segment registers in all addressed chips, auto-incremented loading may proceed across device boundaries provided that the hardware subaddresses are arranged contiguously.

**Direct drive mode**

The PCF8577 is set to the direct drive mode by loading the MODE control bit with logic 0. In this mode only four bytes are needed to store the data for the 32 segment drivers. Setting the BANK bit to logic 0 selects even bytes (BANK A); setting the BANK bit to logic 1 selects odd bytes (BANK B).

In the direct drive mode the SBV is auto-incremented by two after the loading of each segment byte register. This means that auto-incremented loading of BANK A or BANK B is possible. Either bank may be completely or partially loaded irrespective of which bank is being displayed. Direct drive output waveforms are shown in Fig.4.



$$V_{on(rms)} = V_{DD} - V_{SS}$$

$$V_{off(rms)} = 0$$


Fig.4 Direct drive mode display output waveforms.

**Duplex mode**

The PCF8577 is set to the duplex mode by loading the MODE bit with logic 1. In this mode a second backplane signal (BP2) is needed and pin A2/BP2 is used for this; therefore A2 and its equivalent SBV bit V5 are undefined. The SBV auto-increments by one between loaded bytes.

All of the segment bytes are needed to store data for the 32 segment drivers and the BANK bit is ignored.

Duplex mode output waveforms are shown in Fig.5.



DEVELOPMENT DATA

$$V_{on(rms)} = 0.791 (V_{DD} - V_{SS})$$

$$V_{off(rms)} = 0.354 (V_{DD} - V_{SS})$$

$$\frac{V_{on(rms)}}{V_{off(rms)}} = 2.236$$

Fig.5 Duplex mode display output waveforms.

**Power-on reset**

At power-on reset the PCF8577 resets to a defined starting condition as follows:

1. Both backplane outputs are set to V<sub>SS</sub> in master mode; to 3-state in cascade mode.
2. All segment outputs are set to V<sub>SS</sub>.
3. The segment byte registers and control register are cleared.
4. The I<sup>2</sup>C-bus interface is initialized.

**Slave address**

The slave address for PCF8577 and PCF8577A are shown in Fig.6.




Fig.6 PCF8577 and PCF8577A slave addresses.

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure.

**I<sup>2</sup>C-bus protocol**

The PCF8577 I<sup>2</sup>C-bus protocol is shown in Fig.7.




Fig.7 I<sup>2</sup>C-bus protocol.

The PCF8577 is a slave receiver and has a fixed slave address (Fig.6). All PCF8577s with the same slave address acknowledge the slave address in parallel. The second byte is always the control byte and is loaded into the control register of each PCF8577 on the bus. All addressed devices acknowledge the control byte. Subsequent data bytes are loaded into the segment registers of the selected device. Any number of data bytes may be loaded in one transfer and in an expanded system rollover of the SBV from 111 111 to 000 000 is allowed. If a stop (P) condition is given after the control byte acknowledge the segment data remains unchanged. This allows the BANK bit to be toggled without changing the segment register contents. During loading of segment data only the selected PCF8577 gives an acknowledge. Loading is terminated by generating a stop (P) condition.

**Display memory mapping**

The mapping between the eight segment registers and the segment outputs S1 to S32 is shown in Tables 1 and 2.

Since only one register bit per segment is needed in the direct drive mode, the BANK bit allows swapping of display information. If BANK is set to logic 0 even bytes (BANK A) are displayed; if BANK is set to logic 1 odd bytes (BANK B) are displayed. BP1 is always used for the backplane output in the direct drive mode.

**Table 1** Segment byte-segment driver mapping in the direct drive mode

MODE	BANK	V2	V1	V0	segment register	bit	MSB	6	5	4	3	2	1	LSB	backplane
							7	S7	S6	S5	S4	S3	S2	S1	
0	0	0	0	0	0		S8	S7	S6	S5	S4	S3	S2	S1	BP1
0	1	0	0	1	1		S8	S7	S6	S5	S4	S3	S2	S1	BP1
0	0	0	1	0	2		S16	S15	S14	S13	S12	S11	S10	S9	BP1
0	1	0	1	1	3		S16	S15	S14	S13	S12	S11	S10	S9	BP1
0	0	1	0	0	4		S24	S23	S22	S21	S20	S19	S18	S17	BP1
0	1	1	0	1	5		S24	S23	S22	S21	S20	S19	S18	S17	BP1
0	0	1	1	0	6		S32	S31	S30	S29	S28	S27	S26	S25	BP1
0	1	1	1	1	7		S32	S31	S30	S29	S28	S27	S26	S25	BP1

Mapping example: bit 0 of register 7 controls the LCD segment S25 if BANK bit is a logic 1.

In duplex mode even bytes (BANK A) correspond to backplane 1 (BP1) and odd bytes (BANK B) correspond to backplane 2 (BP2).

**Table 2** Segment byte; segment driver mapping in the duplex mode

MODE	BANK	V2	V1	V0	segment register	bit	MSB	6	5	4	3	2	1	LSB	backplane
							7	S7	S6	S5	S4	S3	S2	S1	
1	x	0	0	0	0		S8	S7	S6	S5	S4	S3	S2	S1	BP1
1	x	0	0	1	1		S8	S7	S6	S5	S4	S3	S2	S1	BP2
1	x	0	1	0	2		S16	S15	S14	S13	S12	S11	S10	S9	BP1
1	x	0	1	1	3		S16	S15	S14	S13	S12	S11	S10	S9	BP2
1	x	1	0	0	4		S24	S23	S22	S21	S20	S19	S18	S17	BP1
1	x	1	0	1	5		S24	S23	S22	S21	S20	S19	S18	S17	BP2
1	x	1	1	0	6		S32	S31	S30	S29	S28	S27	S26	S25	BP1
1	x	1	1	1	7		S32	S31	S30	S29	S28	S27	S26	S25	BP2

X = don't care.

Mapping example: bit 7 of register 5 controls the LCD segment S24/BP2.

DEVELOPMENT DATA

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig.8 Bit transfer.

**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig.9 Definition of start and stop conditions.

**System configuration**

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.10 System configuration.



**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.11 Acknowledgement on the I<sup>2</sup>C-bus.

DEVELOPMENT DATA

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V <sub>DD</sub>	-0.5	+ 11.0	V
Voltage on pin	V <sub>I</sub>	-0.5	V <sub>DD</sub> + 0.5	V
V <sub>DD</sub> or V <sub>SS</sub> current	I <sub>DD</sub> ; I <sub>SS</sub>	-50	+ 50	mA
DC input current	I <sub>I</sub>	-20	+ 20	mA
DC output current	I <sub>O</sub>	-25	+ 25	mA
Power dissipation per package	P <sub>tot</sub>	-	500*	mW
Power dissipation per output	P <sub>O</sub>	-	100	mW
Storage temperature range	T <sub>stg</sub>	-65	+ 150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

\* Derate 7.7 mW/K when T<sub>amb</sub> > 60 °C.

**DC CHARACTERISTICS**

$V_{DD} = 2.5$  to  $9.0$  V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  to  $+85$  °C unless otherwise specified

parameter	conditions	symbol	min.	typ.*	max.	unit
<b>Supply</b>						
Supply voltage		$V_{DD}$	2.5	—	9.0	V
Supply current	non specified inputs at $V_{DD}$ or $V_{SS}$					
at $f_{SCL} = 100$ kHz	no load; $R_{OSC} = 1$ M $\Omega$ ; $C_{OSC} = 680$ pF	$I_{DD1}$	—	80	250	$\mu$ A
at $f_{SCL} = 0$	no load; $R_{OSC} = 1$ M $\Omega$ ; $C_{OSC} = 680$ pF	$I_{DD2}$	—	25	150	$\mu$ A
at $f_{SCL} = 0$	no load; $R_{OSC} = 1$ M $\Omega$ ; $C_{OSC} = 680$ pF; $V_{DD} = 5$ V; $T_{amb} = 25$ °C	$I_{DD3}$	—	25	40	$\mu$ A
at $f_{SCL} = 0$	no load; A0/OSC = $V_{DD}$ or $V_{SS}$	$I_{DD4}$	—	10	20	$\mu$ A
Power-on reset level	note 1	$V_{POR}$	—	1.1	2.0	V
<b>Input A0</b>						
Input voltage LOW		$V_{IL1}$	0	—	0.05	V
Input voltage HIGH		$V_{IH1}$	$V_{DD}-0.05$	—	$V_{DD}$	V
<b>Input A1</b>						
Input voltage LOW		$V_{IL2}$	0	—	$0.3 V_{DD}$	V
Input voltage HIGH		$V_{IH2}$	$0.7 V_{DD}$	—	$V_{DD}$	V
<b>Input A2</b>						
Input voltage LOW		$V_{IL3}$	0	—	0.10	V
Input voltage HIGH		$V_{IH3}$	$V_{DD}-0.10$	—	$V_{DD}$	V
<b>Inputs SCL; SDA</b>						
Input voltage LOW		$V_{IL4}$	0	—	0.08	V
Input voltage HIGH		$V_{IH4}$	2.0	—	9.0	V
Input capacitance	note 2	$C_I$	—	—	7	pF
<b>Output SDA</b>						
Output current LOW	$V_{OL} = 0.4$ V; $V_{DD} = 5$ V	$I_{OL}$	3.0	—	—	mA
<b>A1; SCL; SDA</b>						
Leakage current	$V_I = V_{DD}$ or $V_{SS}$	$+I_{L1}$	—	—	1	$\mu$ A
<b>A2; BP2</b>						
Leakage current	$V_I = V_{SS}$	$I_{L2}$	—	—	1	$\mu$ A
Pull-down current	$V_I = V_{DD}$	$-I_{L2}$	—	1.5	5	$\mu$ A

\* Typical conditions:  $V_{DD} = 5$  V;  $T_{amb} = 25$  °C.

parameter	conditions	symbol	min.	typ.*	max.	unit
<b>A0/OSC</b>						
Leakage current	$V_I = V_{DD}$	$-I_{L3}$	—	—	1	$\mu A$
<b>Oscillator</b>						
Start-up current	$V_I = V_{SS}$	$I_{OSC}$	—	1.2	5	$\mu A$
<b>LCD outputs</b>						
DC component of LCD driver		$\pm V_{BP}$	—	20	—	mV
Segment output current	$V_{OL} = 0.4 V$ ; $V_{DD} = 5 V$	$I_{OL}$	0.3	—	—	mA
	$V_{OH} = V_{DD} - 0.4 V$ ; $V_{DD} = 5 V$	$-I_{OH}$	0.3	—	—	mA
Backplane output resistance (BP1; BP2)	$V_O = V_{SS}, V_{DD},$ $(V_{SS} + V_{DD})/2$ ; note 3	$R_{BP}$	—	0.4	5	$k\Omega$

**AC CHARACTERISTICS** (note 2) $V_{DD} = 2.5$  to  $9.0 V$ ;  $V_{SS} = 0 V$ ;  $T_{amb} = -40$  to  $+85$  °C unless otherwise specified


DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.*	max.	unit
Display frequency	$C_{OSC} = 680 pF$ ; $R_{OSC} = 1 M\Omega$	$f_{LCD}$	65	90	120	Hz
Driver delays with test loads	$V_{DD} = 5 V$	$t_{BS}$	—	20	100	$\mu s$
<b>I<sup>2</sup>C-bus</b>						
SCL clock frequency		$f_{SCL}$	—	—	100	kHz
Tolerable spike width on bus		$t_{SW}$	—	—	100	ns
Bus free time		$t_{BUF}$	4.7	—	—	$\mu s$
Start condition set-up time		$t_{SU}; STA$	4.7	—	—	$\mu s$
Start condition hold time		$t_{HD}; STA$	4.0	—	—	$\mu s$
SCL LOW time		$t_{LOW}$	4.7	—	—	$\mu s$
SCL HIGH time		$t_{HIGH}$	4.0	—	—	$\mu s$
SCL and SDA rise time		$t_r$	—	—	1.0	$\mu s$
SCL and SDA fall time		$t_f$	—	—	1.3	$\mu s$
Data set-up time		$t_{SU}; DAT$	250	—	—	ns
Data hold time		$t_{HD}; DAT$	0	—	—	ns
Stop condition set-up time		$t_{SU}; STO$	4.7	—	—	$\mu s$

\* Typical conditions:  $V_{DD} = 5 V$ ;  $T_{amb} = 25$  °C.


**Notes to the characteristics**

1. Resets all logic when  $V_{DD} < V_{POR}$ .
2. Periodically sampled, not 100% tested.
3. Outputs measured one at a time;  $V_{DD} = 5\text{ V}$ ;  $I_{load} = 100\ \mu\text{A}$ .
4. All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .




7221918

Fig.12 Test loads.



7221916

Fig.13 Driver timing waveforms.



7287013.2

Fig.14 I<sup>2</sup>C-bus timing diagram; rise and fall times refer to  $V_{IL}$  and  $V_{IH}$ .

DEVELOPMENT DATA

APPLICATION INFORMATION






Fig.15 Direct drive display; expansion to 256 segments using eight PCF8577.

APPLICATION INFORMATION (continued)



7287555.3

Fig.16 Duplex display; expansion to 2 x 128 segments using four PCF8577.



DEVELOPMENT DATA

**Notes**


1. MODE bit must always be set to logic 0 (direct drive).
2. BANK switching is permitted.
3. BP1 must always be connected to V<sub>SS</sub> and A0/OSC must be connected to either V<sub>DD</sub> or V<sub>SS</sub> (no LCD modulation).

Fig.17 Use of PCF8577 as 32-bit output expander in I<sup>2</sup>C-bus application.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

CHIP DIMENSIONS AND BONDING PAD LOCATIONS



Chip area: 5.91 mm<sup>2</sup>

Bonding pad dimensions: 120 μm x 120 μm

Fig.18 Bonding pad locations.

Table 3 Bonding pad locations (dimensions in μm)

All x/y coordinates are referenced to bottom corner, see Fig.18.

pad	X	Y	pad	X	Y
S32	1020	2480	S12	1220	160
S31	820	2480	S11	1420	160
S30	620	2480	S10	1620	160
S29	400	2480	S9	1840	160
S28	160	2480	S8	2080	160
S27	160	2240	S7	2080	400
S26	160	2020	S6	2080	620
S25	160	1820	S5	2080	820
S24	160	1620	S4	2080	1020
S23	160	1420	S3	2080	1220
S22	160	1220	S2	2080	1420
S21	160	1020	S1	2080	1620
S20	160	820	BP1	2080	1820
S19	160	620	A2/BP2	2080	2020
S18	160	400	VDD	2080	2240
S17	160	160	A1	2080	2480
S16	400	160	A0/OSC	1840	2480
S15	620	160	VSS	1620	2480
S14	820	160	SCL	1420	2480
S13	1020	160	SDA	1220	2480





## LCD ROW/COLUMN DRIVER FOR DOT MATRIX GRAPHIC DISPLAYS

### GENERAL DESCRIPTION

The PCF8578 is a low power CMOS LCD row/column driver, designed to drive dot matrix graphic displays at multiplex rates of 1:8, 1:16, 1:24 or 1:32. The device has 40 outputs, of which 24 are programmable, configurable as 32/8, 24/16, 16/24 or 8/32 rows/columns. The PCF8578 can function as a stand-alone LCD controller/driver for use in small systems, or for larger systems can be used in conjunction with up to 32 PCF8579s for which it has been optimized. Together these two devices form a general purpose LCD dot matrix driver chip set, capable of driving displays of up to 40,960 dots. The PCF8578 is compatible with most microcontrollers and communicates via a two-line bidirectional bus (I<sup>2</sup>C-bus). Communication overheads are minimized by a display RAM with auto-incremented addressing and display bank switching.

### Features

- Single chip LCD controller/driver
- Stand-alone or may be used with up to 32 PCF8579s (40,960 dots possible)
- 40 driver outputs, configurable as 32/8, 24/16, 16/24 or 8/32 rows/columns
- Selectable multiplex rates; 1:8, 1:16, 1:24 or 1:32
- Externally selectable bias configuration, 5 or 6 levels
- 1280-bit RAM for display data storage and scratch pad
- Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries (with PCF8579)
- Provides display synchronization for PCF8579
- On-chip oscillator, requires only 1 external resistor
- Power-on reset blanks display
- Logic voltage supply range 2.5 V to 6.0 V
- Maximum LCD supply voltage 9 V
- Low power consumption
- I<sup>2</sup>C-bus interface
- TTL/CMOS compatible
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications (with PCF8579)
- Space saving 56-lead plastic mini-pack
- Compatible with chip-on-glass technology

### APPLICATIONS

- Automotive information systems
- Telecommunication systems
- Point-of-sale terminals
- Computer terminals
- Instrumentation

### PACKAGE OUTLINES

PCF8578T: 56-lead mini-pack; plastic (VSO56; SOT190).

PCF8578V: 64-lead tape-automated-bonding module (SOT267A).

PCF8578U: chip with bumps on-tape.




Fig.1 Block diagram.

PINNING

DEVELOPMENT DATA





Fig.2 (a) Pinning diagram: VSO56; SOT190.

PINNING (continued)



(1) Orientation mark.

Fig.2 (b) Pinning diagram; SO121.

mnemonic	pin no.		description
	SOT190	SO121	
SDA	1	51	I <sup>2</sup> C-bus serial data line
SCL	2	52	I <sup>2</sup> C-bus serial clock line
$\overline{\text{SYNC}}$	3	53	cascade synchronization output
CLK	4	54	external clock input/output
VSS	5	55	ground (logic)
TEST	6	56	test pin (connect to V <sub>SS</sub> )
SA0	7	57	I <sup>2</sup> C-bus slave address input (bit 0)
OSC	8	58	oscillator input
VDD	9	59	positive supply voltage
V <sub>2</sub> to V <sub>5</sub>	10 - 13	60 - 63	LCD bias voltage inputs
V <sub>LCD</sub>	14	64	LCD supply voltage
n.c.	15 - 16	1 - 10	not connected
C39 to C32	17 - 24	11 - 18	LCD column driver outputs
R31/C31 to R8/C8	25 - 48	19 - 42	LCD row/column driver outputs
R7 to R0	49 - 56	43 - 50	LCD row driver outputs

DEVELOPMENT DATA

## FUNCTIONAL DESCRIPTION

The PCF8578 row/column driver is designed for use in one of three ways:

- Stand-alone row/column driver for small displays (mixed mode)
- Row/column driver with cascaded PCF8579s (mixed mode)
- Row driver with cascaded PCF8579s (row mode)

### Mixed mode

In mixed mode, the device functions as both a row and column driver. It can be used in small stand-alone applications, or for larger displays with up to 15 PCF8579s (31 PCF8579s when two slave addresses are used). See table 1 for common display configurations.

### Row mode

In row mode, the device functions as a row driver with up to 32 row outputs and provides the clock and synchronization signals for the PCF8579. Up to 16 PCF8579s can normally be cascaded (32 when two slave addresses are used).

**Table 1** Possible display configurations

application	multiplex rate	mixed mode		row mode		typical applications
		rows	columns	rows	columns	
stand-alone	1:8	8	32	—	—	small digital or alphanumeric displays
	1:16	16	24	—	—	
	1:24	24	16	—	—	
	1:32	32	8	—	—	
with PCF8579	1:8	8	632	8 x 4	640	alphanumeric displays and dot matrix graphic displays
	1:16	16	624	16 x 2	640	
	1:24	24	616	24	640	
	1:32	32	608	32	640	
		using 15 PCF8579s		using 16 PCF8579s		

Timing signals are derived from the on-chip oscillator, whose frequency is determined by the value of the resistor connected between OSC and V<sub>SS</sub>.

Commands sent on the I<sup>2</sup>C-bus from the host microprocessor set the mode (row or mixed), configuration (multiplex rate and number of rows and columns) and control the operation of the device. The device may have one of two slave addresses. The only difference between these slave addresses is the least significant bit, which is set by the logic level applied to SA0. The PCF8578 and PCF8579 also have subaddresses. The subaddress of the PCF8578 is only defined in mixed mode and is fixed at 0. The RAM may only be accessed in mixed mode and data is loaded as described for the PCF8579.

Bias levels may be generated by an external potential divider with appropriate decoupling capacitors. For large displays, bias sources with high drive capability should be used. A typical mixed mode system operating with up to 15 PCF8579s is shown in Fig.3 (a stand-alone system would be identical but without the PCF8579s).

**Multiplexed LCD bias generation**

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage ( $V_{th}$ ).  $V_{th}$  is typically defined as the RMS voltage at which the LCD exhibits 10% contrast. Table 2 shows the optimum voltage bias levels for the PCF8578 as functions of  $V_{op}$  ( $V_{op} = V_{DD} - V_{LCD}$ ), together with the discrimination ratios (D) for the different multiplex rates. A practical value for  $V_{op}$  is obtained by equating  $V_{off(rms)}$  with  $V_{th}$ .

**Table 2** Optimum LCD bias voltages

parameter	multiplex rate			
	1:8	1:16	1:24	1:32
$\frac{V_2}{V_{op}}$	0.739	0.800	0.830	0.850
$\frac{V_3}{V_{op}}$	0.522	0.600	0.661	0.700
$\frac{V_4}{V_{op}}$	0.478	0.400	0.339	0.300
$\frac{V_5}{V_{op}}$	0.261	0.200	0.170	0.150
$\frac{V_{off(rms)}}{V_{op}}$	0.297	0.245	0.214	0.193
$\frac{V_{on(rms)}}{V_{op}}$	0.430	0.316	0.263	0.230
$D = \frac{V_{on(rms)}}{V_{off(rms)}}$	1.447	1.291	1.230	1.196
$\frac{V_{op}}{V_{th}}$	3.37	4.08	4.68	5.19

DEVELOPMENT DATA

FUNCTIONAL DESCRIPTION (continued)




Fig.3 Typical mixed mode configuration.






Fig.4 LCD bias voltages as a function of the multiplex rate.

DEVELOPMENT DATA

**Power-on reset**

At power-on the PCF8578 resets to a defined starting condition as follows:

1. Display blank
2. 1:32 multiplex rate, row mode
3. Start bank 0 selected
4. Data pointer is set to X, Y address 0, 0
5. Character mode
6. Subaddress counter is set to 0
7. I<sup>2</sup>C-bus interface is initialized.

Data transfers on the I<sup>2</sup>C-bus should be avoided for 1 ms following power-on, to allow completion of the reset action.

FUNCTIONAL DESCRIPTION (continued)




Fig.5 LCD row/column waveforms.





Fig.6 LCD drive mode waveforms for 1:8 multiplex rate.

FUNCTIONAL DESCRIPTION (continued)



$$V_{state\ 1}(t) = C1(t) - R1(t):$$

$$\frac{V_{on}(rms)}{V_{op}} = \sqrt{\frac{1}{16} + \frac{\sqrt{16} - 1}{16(\sqrt{16} + 1)}} = 0.316$$

general relationship (n = multiplex rate)

$$\frac{V_{on}(rms)}{V_{op}} = \sqrt{\frac{1}{n} + \frac{\sqrt{n} - 1}{n(\sqrt{n} + 1)}}$$

$$V_{state\ 2}(t) = C2(t) - R2(t):$$

$$\frac{V_{off}(rms)}{V_{op}} = \sqrt{\frac{2(\sqrt{16} - 1)}{\sqrt{16}(\sqrt{16} + 1)^2}} = 0.245$$

$$\frac{V_{off}(rms)}{V_{op}} = \sqrt{\frac{2(\sqrt{n} - 1)}{\sqrt{n}(\sqrt{n} + 1)^2}}$$

Fig.7 LCD drive mode waveforms for 1:16 multiplex rate.

**Internal clock**

The clock signal for the system may be generated by the internal oscillator and prescaler. The frequency is determined by the value of the resistor  $R_{OSC}$ , see Fig.8. For normal use a value of 330 k $\Omega$  is recommended. The clock signal, for cascaded PCF8579s, is output at CLK and has a frequency one-sixth (multiplex rate 1:8, 1:16 and 1:32) or one-eighth (multiplex rate 1:24) of the oscillator frequency.




Fig.8 Oscillator frequency as a function of  $R_{OSC}$ .

**Note**

To avoid capacitive coupling, which could adversely affect oscillator stability,  $R_{OSC}$  should be placed as closely as possible to the OSC pin. If this proves to be a problem, a filtering capacitor may be connected in parallel to  $R_{OSC}$ .

**External clock**

If an external clock is used, OSC must be connected to  $V_{DD}$  and the external clock signal to CLK. Table 3 summarizes the nominal CLK and SYNC frequencies.

**Table 3** Signal frequencies required for nominal 64 Hz frame frequency

oscillator frequency ( $R_{OSC} = 330 \text{ k}\Omega$ ) $f_{OSC}$ (Hz)	frame frequency $f_{SYNC}$ (Hz)	multiplex rate n	division ratio	clock frequency $f_{CLK}$ (Hz)
12288	64	1:8; 1:16; 1:32	6	2048
12288	64	1:24	8	1536

A clock signal must always be present, otherwise the LCD may be frozen in a DC state.

DEVELOPMENT DATA

**FUNCTIONAL DESCRIPTION** (continued)**Timing generator**

The timing generator of the PCF8578 organizes the internal data flow of the device and generates the LCD frame synchronization pulse SYNC, whose period is an integer multiple of the clock period. In cascaded applications, this signal maintains the correct timing relationship between the PCF8578 and PCF8579s in the system.

**Row/column drivers**

Outputs R0 to R7 and C32 to C39 are fixed as row and column drivers respectively. The remaining 24 outputs R8/C8 to R31/C31 are programmable and may be configured (in blocks of 8) to be either row or column drivers. The row select signal is produced sequentially at each output from R0 up to the number defined by the multiplex rate (see Table 1). In mixed mode the remaining outputs are configured as columns. In row mode all programmable outputs (R8/C8 to R31/C31) are defined as row drivers and the outputs C32 to C39 should be left open-circuit. Using a 1:16 multiplex rate, two sets of row outputs are driven, thus facilitating split-screen configurations; i.e. a row select pulse appears simultaneously at R0 and R16/C16, R1 and R17/C17 etc. Similarly, using a multiplex rate of 1:8, four sets of row outputs are driven simultaneously. Driver outputs must be connected directly to the LCD. Unused outputs should be left open-circuit.

**Display mode controller**

The configuration of the outputs (row or column) and the selection of the appropriate driver waveforms are controlled by the display mode controller.

**Display RAM**

The PCF8578 contains a 32 x 40 bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes (4 x 8 x 40 bits). During RAM access, data is transferred to/from the RAM via the I<sup>2</sup>C-bus. The first eight columns of data (0 to 7) cannot be displayed but are available for general data storage and provide compatibility with the PCF8579.

**Data pointer**

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into, or read from, the display RAM, controlled by commands sent on the I<sup>2</sup>C-bus.

**Subaddress counter**

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage takes place only when the contents of the subaddress counter agree with the hardware subaddress. The hardware subaddress of the PCF8578, valid in mixed mode only, is fixed at 0000.

**I<sup>2</sup>C-bus controller**

The I<sup>2</sup>C-bus controller detects the I<sup>2</sup>C-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8578 acts as an I<sup>2</sup>C-bus slave transmitter/receiver in mixed mode, and as a slave receiver in row mode. A slave device cannot control bus communication.

**Input filters**

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

### RAM access

RAM operations are only possible when the PCF8578 is in mixed mode. In this event its hardware subaddress is internally fixed at 0000 and the hardware subaddresses of any PCF8579 used in conjunction with the PCF8578 must start at 0001.

There are three RAM ACCESS modes:

- Character
- Half-graphic
- Full-graphic

These modes are specified by bits G1 and G0 of the RAM ACCESS command. The RAM ACCESS command controls the order in which data is written to or read from the RAM (see Fig.9).

To store RAM data, the user specifies the location into which the first byte will be loaded (see Fig.10):

- Device subaddress (specified by the DEVICE SELECT command)
- RAM X-address (specified by the LOAD X-ADDRESS command)
- RAM bank (specified by bits Y1 and Y0 of the RAM ACCESS command)

Subsequent data bytes will be written or read according to the chosen RAM access mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15, further display data transfers will lead to a wrap-around of the subaddress to 0.

### Display control

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M1 and M0 of the SET MODE command.

The display status (all dots on/off and normal/inverse video) is set by bits E1 and E0 of the SET MODE command. For bank switching, the RAM bank corresponding to the top of the display is set by bits B1 and B0 of the SET START BANK command. This is shown in Fig.11. This feature is useful when scrolling in alphanumeric applications.

FUNCTIONAL DESCRIPTION (continued)




Fig.9 RAM access mode.



DEVELOPMENT DATA




Fig. 10 Example of commands specifying initial data byte RAM locations.

FUNCTIONAL DESCRIPTION (continued)




Fig.11 Relationship between display and SET START BANK;  
1:32 multiplex rate and start bank = 2.

7221550

## I<sup>2</sup>C-BUS PROTOCOL

Two 7-bit slave addresses (0111100 and 0111101) are reserved for both the PCF8578 and PCF8579. The least-significant bit of the slave address is set by connecting input SA0 to either 0 (V<sub>SS</sub>) or 1 (V<sub>DD</sub>). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same I<sup>2</sup>C-bus which allows:

- (a) one PCF8578 to operate with up to 32 PCF8579s on the same I<sup>2</sup>C-bus for very large applications
- (b) the use of two types of LCD multiplex schemes on the same I<sup>2</sup>C-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.

The I<sup>2</sup>C-bus protocol is shown in Fig. 12. All communications are initiated with a start condition (S) from the I<sup>2</sup>C-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.

In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C. After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0. After the last data byte has been acknowledged, the I<sup>2</sup>C-bus master issues a stop condition (P).

In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8578 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The master receiver must signal an end of data to the slave transmitter, by **not** generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a stop condition (P).

Display bytes are written into, or read from, the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from, the intended devices.

In multiple device applications, the hardware subaddress pins of the PCF8579s (A<sub>0</sub> to A<sub>3</sub>) are connected to V<sub>SS</sub> or V<sub>DD</sub> to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device **must** be allocated a unique hardware subaddress.

I<sup>2</sup>C-BUS PROTOCOL (continued)




Fig.12(a) Master transmits to slave receiver (WRITE mode).




Fig.12(b) Master reads after sending command string (WRITE commands; READ data).





Fig.12(c) Master reads slave immediately after sending slave address (READ mode).

**Command decoder**

The command decoder identifies command bytes that arrive on the I<sup>2</sup>C-bus. The most-significant bit of a command is the continuation bit C (see Fig.13). When this bit is set, it indicates that the next byte to be transferred will also be a command. If the bit is reset, it indicates the conclusion of the command transfer. Further bytes will be regarded as display data. Commands are transferred in WRITE mode only.



C = 0; last command  
 C = 1; commands continue

Fig.13 General format of command byte.

The five commands available to the PCF8578 are defined in Tables 4 and 5.

DEVELOPMENT DATA

**Table 4** Summary of commands

code	command	description
C 0 D D D D D D	LOAD X-ADDRESS	0 to 39
C 1 0 D D D D D	SET MODE	multiplex rate, display status, system type
C 1 1 0 D D D D	DEVICE SELECT	defines device subaddress
C 1 1 1 D D D D	RAM ACCESS	graphic mode, bank select (D D D D ≥ 12 is not allowed; see SET START BANK opcode)
C 1 1 1 1 D D	SET START BANK	defines bank at top of LCD

**Where:**

C = command continuation bit  
 D = may be a logic 1 or 0.

I<sup>2</sup>C-BUS PROTOCOL (continued)

Table 5 Definition of PCF8578/PCF8579 commands

command / opcode	options	description
SET MODE  <div style="border: 1px solid black; padding: 2px; display: inline-block;">             C 1 0 T E1 E0 M1 M0           </div>	LCD drive mode bits M1 M0  1:8 MUX (8 rows) 0 1 1:16 MUX (16 rows) 1 0 1:24 MUX (24 rows) 1 1 1:32 MUX (32 rows) 0 0	defines LCD drive mode
	display status bits E1 E0  blank 0 0 normal 0 1 all segments on 1 0 inverse video 1 1	defines display status
	system type bit T  PCF8578 row only 0 PCF8578 mixed mode 1	defines system type
SET START BANK  <div style="border: 1px solid black; padding: 2px; display: inline-block;">             C 1 1 1 1 1 B1 B0           </div>	start bank pointer bits B1 B0  bank 0 0 0 bank 1 0 1 bank 2 1 0 bank 3 1 1	defines pointer to RAM bank corresponding to the top of the LCD. Useful for scrolling, pseudo-motion and background preparation of new display
DEVICE SELECT  <div style="border: 1px solid black; padding: 2px; display: inline-block;">             C 1 1 0 A3 A2 A1 A0           </div>	bits A3 A2 A1 A0  4-bit binary value of 0 to 15	four bits of immediate data, bits A0 to A3, are transferred to the subaddress counter to define one of sixteen hardware subaddresses

DEVELOPMENT DATA

command / opcode	options	description																													
<p>RAM ACCESS</p> <table border="1" data-bbox="162 366 447 413"> <tr> <td>C</td> <td>1</td> <td>1</td> <td>1</td> <td>G1</td> <td>G0</td> <td>Y1</td> <td>Y0</td> </tr> </table>	C	1	1	1	G1	G0	Y1	Y0	<table border="1" data-bbox="475 256 813 439"> <tr> <td>RAM access mode bits</td> <td>G1</td> <td>G0</td> </tr> <tr> <td>character</td> <td>0</td> <td>0</td> </tr> <tr> <td>half graphic</td> <td>0</td> <td>1</td> </tr> <tr> <td>full graphic</td> <td>1</td> <td>0</td> </tr> <tr> <td>not allowed*</td> <td>1</td> <td>1</td> </tr> </table> <table border="1" data-bbox="475 473 813 626"> <tr> <td>bits</td> <td>Y1</td> <td>Y0</td> </tr> <tr> <td colspan="3">2-bit binary value of 0 to 3</td> </tr> </table>	RAM access mode bits	G1	G0	character	0	0	half graphic	0	1	full graphic	1	0	not allowed*	1	1	bits	Y1	Y0	2-bit binary value of 0 to 3			<p>defines the auto-increment behaviour of the address for RAM access</p> <p>two bits of immediate data, bits Y0 to Y1, are transferred to the Y-address pointer to define one of four banks for RAM access</p>
C	1	1	1	G1	G0	Y1	Y0																								
RAM access mode bits	G1	G0																													
character	0	0																													
half graphic	0	1																													
full graphic	1	0																													
not allowed*	1	1																													
bits	Y1	Y0																													
2-bit binary value of 0 to 3																															
<p>LOAD X-ADDRESS</p> <table border="1" data-bbox="166 716 440 753"> <tr> <td>C</td> <td>0</td> <td>X5</td> <td>X4</td> <td>X3</td> <td>X2</td> <td>X1</td> <td>X0</td> </tr> </table>	C	0	X5	X4	X3	X2	X1	X0	<table border="1" data-bbox="475 664 813 808"> <tr> <td>bits</td> <td>X5</td> <td>X4</td> <td>X3</td> <td>X2</td> <td>X1</td> <td>X0</td> </tr> <tr> <td colspan="7">6-bit binary value of 0 to 39</td> </tr> </table>	bits	X5	X4	X3	X2	X1	X0	6-bit binary value of 0 to 39							<p>six bits of immediate data, bits X0 to X5, are transferred to the X-address pointer to define one of forty display RAM columns</p>							
C	0	X5	X4	X3	X2	X1	X0																								
bits	X5	X4	X3	X2	X1	X0																									
6-bit binary value of 0 to 39																															

\* See opcode for SET START BANK.

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL) which must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this moment will be interpreted as control signals.




Fig.14 Bit transfer.

**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).




Fig.15 Definition of start and stop condition.



**System configuration**

A device transmitting a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message flow is the "master" and the devices which are controlled by the master are the "slaves".




Fig.16 System configuration.

**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

DEVELOPMENT DATA




Fig.17 Acknowledgement on the I<sup>2</sup>C-bus.

**Note**

The general characteristics and detailed specification of the I<sup>2</sup>C-bus are available on request.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V <sub>DD</sub>	-0.5	+8.0	V
LCD supply voltage range	V <sub>LCD</sub>	V <sub>DD</sub> - 11	V <sub>DD</sub>	V
Input voltage range at SDA, SCL, CLK, TEST, SA0 and OSC	V <sub>I1</sub>	V <sub>SS</sub> - 0.5	V <sub>DD</sub> + 0.5	V
V <sub>2</sub> to V <sub>5</sub>	V <sub>I2</sub>	V <sub>LCD</sub> - 0.5	V <sub>DD</sub> + 0.5	V
Output voltage range at SYNC and CLK	V <sub>O1</sub>	V <sub>SS</sub> - 0.5	V <sub>DD</sub> + 0.5	V
R0 to R7, R8/C8 to R31/C31, and C32 to C39	V <sub>O2</sub>	V <sub>LCD</sub> - 0.5	V <sub>DD</sub> + 0.5	V
DC input current	I <sub>I</sub>	-10	10	mA
DC output current	I <sub>O</sub>	-10	10	mA
V <sub>DD</sub> , V <sub>SS</sub> or V <sub>LCD</sub> current	I <sub>DD</sub> , I <sub>SS</sub> , I <sub>LCD</sub>	-50	50	mA
Power dissipation per package	P <sub>tot</sub>	-	400	mW
Power dissipation per output	P <sub>O</sub>	-	100	mW
Storage temperature range	T <sub>stg</sub>	-65	+150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## DC CHARACTERISTICS

$V_{DD} = 2.5 \text{ V to } 6.0 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $V_{LCD} = V_{DD} - 3.5 \text{ V to } V_{DD} - 9 \text{ V}$ ;  $T_{amb} = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ ;  
unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage		$V_{DD}$	2.5	—	6.0	V
LCD supply voltage		$V_{LCD}$	$V_{DD} - 9$	—	$V_{DD} - 3.5$	V
Supply current	note 1;					
external clock	$f_{CLK} = 2 \text{ kHz}$	$I_{DD1}$	—	6	15	$\mu\text{A}$
internal clock	$R_{OSC} = 330 \text{ k}\Omega$	$I_{DD2}$	—	20	50	$\mu\text{A}$
Power-on reset level	note 2	$V_{POR}$	0.8	1.3	1.8	V
<b>Logic</b>						
Input voltage LOW		$V_{IL}$	$V_{SS}$	—	$0.3 V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.7 V_{DD}$	—	$V_{DD}$	V
Output current LOW at $\overline{SYNC}$ and CLK	$V_{OL} = 1.0 \text{ V}$ $V_{DD} = 5 \text{ V}$	$I_{OL1}$	1	—	—	mA
Output current HIGH at $\overline{SYNC}$ and CLK	$V_{OH} = 4.0 \text{ V}$ $V_{DD} = 5 \text{ V}$	$I_{OH1}$	—	—	-1	mA
SDA output current LOW	$V_{OL} = 0.4 \text{ V}$ ; $V_{DD} = 5 \text{ V}$	$I_{OL2}$	3.0	—	—	mA
Leakage current at SDA, SCL, $\overline{SYNC}$ , CLK, TEST and SA0	$V_I = V_{DD}$ or $V_{SS}$	$I_{L1}$	-1	—	1	$\mu\text{A}$
Leakage current at OSC	$V_I = V_{DD}$	$I_{L2}$	-1	—	1	$\mu\text{A}$
Input capacitance at SCL and SDA	note 3	$C_I$	—	—	5	pF
<b>LCD outputs</b>						
Leakage current at $V_2$ to $V_5$	$V_I = V_{DD}$ or $V_{LCD}$	$I_{L3}$	-2	—	2	$\mu\text{A}$
DC component of LCD drivers R0 to R7, R8/C8 to R31/C31, and C32 to C39		$\pm V_{DC}$	—	20	—	mV
Output resistance at R0 to R7 and R8/C8 to R31/C31	note 4 row mode	$R_{ROW}$	—	1.5	3.0	$\text{k}\Omega$
R8/C8 to R31/C31 and C32 to C39	column mode	$R_{COL}$	—	3	6	$\text{k}\Omega$

**AC CHARACTERISTICS** (note 5)

$V_{DD} = 2.5$  to  $6$  V;  $V_{SS} = 0$  V;  $V_{LCD} = V_{DD} - 3.5$  V to  $V_{DD} - 9$  V;  $T_{amb} = -40$  to  $+85$  °C;  
unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Clock frequency at multiplex rates of 1:8, 1:16 and 1:32 1:24	$R_{OSC} = 330$ k $\Omega$ ; $V_{DD} = 6$ V	f <sub>CLK1</sub>	1.2	2.1	3.3	kHz
		f <sub>CLK2</sub>	0.9	1.6	2.5	kHz
$\overline{SYNC}$ propagation delay		t <sub>PSYNC</sub>	—	—	500	ns
Driver delays	$V_{DD} - V_{LCD} = 9$ V; with test loads	t <sub>PLCD</sub>	—	—	100	$\mu$ s
<b>I<sup>2</sup>C-bus</b>						
SCL clock frequency		f <sub>SCL</sub>	—	—	100	kHz
Tolerable spike width on bus		t <sub>SW</sub>	—	—	100	ns
Bus free time		t <sub>BUF</sub>	4.7	—	—	$\mu$ s
Start condition set-up time	repeated start codes only	t <sub>SU; STA</sub>	4.7	—	—	$\mu$ s
Start condition hold time		t <sub>HD; STA</sub>	4.0	—	—	$\mu$ s
SCL LOW time		t <sub>LOW</sub>	4.7	—	—	$\mu$ s
SCL HIGH time		t <sub>HIGH</sub>	4.0	—	—	$\mu$ s
SCL and SDA rise time		t <sub>r</sub>	—	—	1.0	$\mu$ s
SCL and SDA fall time		t <sub>f</sub>	—	—	0.3	$\mu$ s
Data set-up time		t <sub>SU; DAT</sub>	250	—	—	ns
Data hold time		t <sub>HD; DAT</sub>	0	—	—	ns
Stop condition set-up time		t <sub>SU; STO</sub>	4.0	—	—	$\mu$ s

**Notes to the characteristics**

1. Outputs are open; inputs at  $V_{DD}$  or  $V_{SS}$ ; I<sup>2</sup>C-bus inactive; external clock with 50% duty factor, (I<sub>DD1</sub> only).
2. Resets all logic when  $V_{DD} < V_{POR}$ .
3. Periodically sampled; not 100% tested.
4. Resistance measured between output terminal (R0 to R7, R8/C8 to R31/C31 and C32 to C39) and bias input ( $V_2$  to  $V_5$ ,  $V_{DD}$  and  $V_{LCD}$ ) when the specified current flows through one output under the following conditions (see Table 2):

$V_{OP} = V_{DD} - V_{LCD} = 9\text{ V};$

row mode, R0 to R7 and R8/C8 to R31/C31 (row mode):

$V_2 - V_{LCD} \geq 6.65\text{ V}; V_5 - V_{LCD} \leq 2.35\text{ V}; I_{LOAD} = 150\ \mu\text{A}$

column mode, R8/C8 to R31/C31 (column mode) and C32 to C39:

$V_3 - V_{LCD} \geq 4.70\text{ V}; V_4 - V_{LCD} \leq 4.30\text{ V}; I_{LOAD} = 100\ \mu\text{A}.$

5. All timing values are referred to  $V_{IH}$  and  $V_{IL}$  levels with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

DEVELOPMENT DATA






Fig.18 Test loads.



7221531.1

Fig.19 Driver timing waveforms.



7221536

Fig.20 I<sup>2</sup>C-bus timing waveforms.

APPLICATION INFORMATION

DEVELOPMENT DATA




Fig.21 Stand-alone application using 8 rows and 32 columns.

APPLICATION INFORMATION (continued)




Fig.22 Typical LCD driver system with 1:32 multiplex rate.



DEVELOPMENT DATA




Fig.23 Split screen application with 1:16 multiplex rate for improved contrast.

APPLICATION INFORMATION (continued)




Fig.24 Split screen application with 1:32 multiplex rate.

DEVELOPMENT DATA





Fig.25 Example of single plane wiring, single screen with 1:32 multiplex rate (PCF8578 in row driver mode).

CHIP DIMENSIONS AND BONDING PAD LOCATIONS



Chip area: 14.14 mm<sup>2</sup>  
 Bonding pad dimensions: 120 μm x 120 μm.

Fig.26 Bonding pad locations.

**Table 6** Bonding pad locations (dimensions in  $\mu\text{m}$ )

All x/y co-ordinates are referenced to the bottom left corner, see Fig.26.

DEVELOPMENT DATA

pad	X	Y	pad	X	Y
SDA	1642	4642	R27/C27	1936	160
SCL	1438	4642	R26/C26	2140	160
SYNC	1234	4642	R25/C25	2344	160
CLK	1000	4642	R24/C24	2548	160
V <sub>SS</sub>	742	4642	R23/C23	2776	160
TEST	454	4642	R22/C22	2776	424
SA0	160	4642	R21/C21	2776	670
OSC	160	4318	R20/C20	2776	886
V <sub>DD</sub>	160	3514	R19/C19	2776	1096
V <sub>2</sub>	160	3274	R18/C18	2776	1300
V <sub>3</sub>	160	3064	R17/C17	2776	1504
V <sub>4</sub>	160	2860	R16/C16	2776	1708
V <sub>5</sub>	160	2656	R15/C15	2776	1912
V <sub>LCD</sub>	160	2452	R14/C14	2776	2116
n.c.	—	—	R13/C13	2776	2320
n.c.	—	—	R12/C12	2776	2524
C39	160	1252	R11/C11	2776	2752
C38	160	1048	R10/C10	2776	3004
C37	160	844	R9/C9	2776	3502
C36	160	628	R8/C8	2776	3706
C35	160	406	R7	2776	3916
C34	160	160	R6	2776	4132
C33	454	160	R5	2776	4378
C32	742	160	R4	2776	4642
R31/C31	1000	160	R3	2548	4642
R30/C30	1234	160	R2	2344	4642
R29/C29	1438	160	R1	2140	4642
R28/C28	1642	160	R0	1936	4642



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

CHIP-ON GLASS INFORMATION




Fig.27 Typical chip-on glass application (viewed from underside of chip).

Note to Fig.27

If inputs SA0 and A0 to A3 are left unconnected they are internally pulled-up to VDD.



## LCD COLUMN DRIVER FOR DOT MATRIX GRAPHIC DISPLAYS

### GENERAL DESCRIPTION

The PCF8579 is a low power CMOS LCD column driver, designed to drive dot matrix graphic displays at multiplex rates of 1:8, 1:16, 1:24 or 1:32. The device has 40 outputs and can drive 32 x 40 dots in a 32 row multiplexed LCD. Up to 16 PCF8579s can be cascaded and up to 32 devices may be used on the same I<sup>2</sup>C-bus (using the two slave addresses). The device is optimized for use with the PCF8578 LCD row/column driver. Together these two devices form a general LCD dot matrix driver chip set, capable of driving displays of up to 40,960 dots. The PCF8579 is compatible with most microcontrollers and communicates via a two-line bidirectional bus (I<sup>2</sup>C-bus). Communication overheads are minimized by a display RAM with auto-incremented addressing and display bank switching.

### Features

- LCD column driver
- Used in conjunction with the PCF8578, this device forms part of a chip set capable of driving up to 40,960 dots
- 40 column outputs
- Selectable multiplex rates; 1:8, 1:16, 1:24 or 1:32
- Externally selectable bias configuration, 5 or 6 levels
- Easily cascadable for large applications (up to 32 devices)
- 1280-bit RAM for display data storage
- Display memory bank switching
- Auto-incremented data loading across hardware subaddress boundaries
- Power-on reset blanks display
- Logic voltage supply range 2.5 V to 6.0 V
- Maximum LCD supply voltage 9 V
- Low power consumption
- I<sup>2</sup>C-bus interface
- TTL/CMOS compatible
- Compatible with most microcontrollers
- Optimized pinning for single plane wiring in multiple device applications
- Space saving 56-lead plastic mini-pack
- Compatible with chip-on-glass technology

### APPLICATIONS

- Automotive information systems
- Telecommunication systems
- Point-of-sale terminals
- Computer terminals
- Instrumentation

### PACKAGE OUTLINES

PCF8579T: 56-lead mini-pack; plastic (VSO56; SOT190).

PCF8579V: 64-lead tape-automated-bonding module (SOT267A).

PCF8579U: chip with bumps on-tape.




Fig.1 Block diagram.



PINNING

DEVELOPMENT DATA





Fig.2 (a) Pinning diagram: VSO56; SOT190.

PINNING (continued)



(1) Orientation mark.

Fig.2 (b) Pinning diagram: SO122.

mnemonic	pin no.		description
	SOT190	S0122	
SDA	1	50	I <sup>2</sup> C-bus serial data line
SCL	2	51	I <sup>2</sup> C-bus serial clock line
<u>SYNC</u>	3	52	cascade synchronization input
CLK	4	53	external clock input
VSS	5	54	ground (logic)
TEST	6	55	test pin (connect to V <sub>SS</sub> )
SA0	7	56	I <sup>2</sup> C-bus slave address input (bit 0)
A3 to A0	8 - 11	57 - 60	I <sup>2</sup> C-bus subaddress inputs
VDD	12	61	positive supply voltage
n.c.	13 *	1 - 9	not connected
V <sub>3</sub> to V <sub>4</sub>	14 - 15	62 - 63	LCD bias voltage inputs
V <sub>LCD</sub>	16	64	LCD supply voltage
C39 to C0	17 - 56	10 - 49	LCD column driver outputs

DEVELOPMENT DATA

\* Do not connect, this pin is reserved.

## FUNCTIONAL DESCRIPTION

The PCF8579 column driver is designed for use with the PCF8578. Together they form a general purpose LCD dot matrix chip set.

Typically up to 16 PCF8579s may be used with one PCF8578. Each of the PCF8579s is identified by a unique 4-bit hardware subaddress, set by pins A0 to A3. The PCF8578 can operate with up to 32 PCF8579s when using two I<sup>2</sup>C-bus slave addresses. The two slave addresses are set by the logic level on input SA0.

### Multiplexed LCD bias generation

The bias levels required to produce maximum contrast depend on the multiplex rate and the LCD threshold voltage ( $V_{th}$ ).  $V_{th}$  is typically defined as the RMS voltage at which the LCD exhibits 10% contrast. Table 1 shows the optimum voltage bias levels for the PCF8578/PCF8579 chip set as functions of  $V_{op}$  ( $V_{op} = V_{DD} - V_{LCD}$ ), together with the discrimination ratios (D) for the different multiplex rates. A practical value for  $V_{op}$  is obtained by equating  $V_{off(rms)}$  with  $V_{th}$ .

**Table 1** Optimum LCD bias voltages

parameter	multiplex rate			
	1:8	1:16	1:24	1:32
$\frac{V_2}{V_{op}}$	0.739	0.800	0.830	0.850
$\frac{V_3}{V_{op}}$	0.522	0.600	0.661	0.700
$\frac{V_4}{V_{op}}$	0.478	0.400	0.339	0.300
$\frac{V_5}{V_{op}}$	0.261	0.200	0.170	0.150
$\frac{V_{off(rms)}}{V_{op}}$	0.297	0.245	0.214	0.193
$\frac{V_{on(rms)}}{V_{op}}$	0.430	0.316	0.263	0.230
$D = \frac{V_{on(rms)}}{V_{off(rms)}}$	1.447	1.291	1.230	1.196
$\frac{V_{op}}{V_{th}}$	3.37	4.08	4.68	5.19




Fig.3 LCD bias voltage as a function of the multiplex rate.

DEVELOPMENT DATA


**Power-on reset**

At power-on the PCF8579 resets to a defined starting condition as follows:

1. Display blank (in conjunction with PCF8578)
2. 1:32 multiplex rate
3. start bank 0 selected
4. Data pointer is set to X, Y address 0, 0
5. Character mode
6. Subaddress counter is set to 0
7. I<sup>2</sup>C-bus is initialized.

Data transfers on the I<sup>2</sup>C-bus should be avoided for 1 ms following power-on, to allow completion of the reset action.

FUNCTIONAL DESCRIPTION (continued)



7221542

Fig.4 LCD row/column waveforms.

DEVELOPMENT DATA





Fig.5 LCD drive mode waveforms for 1:8 multiplex rate.

FUNCTIONAL DESCRIPTION (continued)



7Z21543.1

$$V_{state 1}(t) = C1(t) - R1(t):$$

$$\frac{V_{on}(rms)}{V_{op}} = \sqrt{\frac{1}{16} + \frac{\sqrt{16} - 1}{16(\sqrt{16} + 1)}} = 0.316$$

$$V_{state 2}(t) = C2(t) - R2(t):$$

$$\frac{V_{off}(rms)}{V_{op}} = \sqrt{\frac{2(\sqrt{16} - 1)}{\sqrt{16}(\sqrt{16} + 1)^2}} = 0.245$$

general relationship ( $n = \text{multiplex rate}$ )

$$\frac{V_{on}(rms)}{V_{op}} = \sqrt{\frac{1}{n} + \frac{\sqrt{n} - 1}{n(\sqrt{n} + 1)}}$$

$$\frac{V_{off}(rms)}{V_{op}} = \sqrt{\frac{2(\sqrt{n} - 1)}{\sqrt{n}(\sqrt{n} + 1)^2}}$$

Fig.6 LCD drive mode waveforms for 1:16 multiplex rate.



**Timing generator**

The timing generator of the PCF8579 organizes the internal data flow from the RAM to the display drivers. An external synchronization pulse SYNC is received from the PCF8578. This signal maintains the correct timing relationship between cascaded devices.

**Column drivers**

Outputs C0 to C39 are column drivers which must be connected to the LCD. Unused outputs should be left open-circuit.

**Display RAM**

The PCF8579 contains a 32 x 40 bit static RAM which stores the display data. The RAM is divided into 4 banks of 40 bytes (4 x 8 x 40 bits). During RAM access, data is transferred to/from the RAM via the I<sup>2</sup>C-bus.

**Data pointer**

The addressing mechanism for the display RAM is realized using the data pointer. This allows an individual data byte or a series of data bytes to be written into or read from the display RAM, as specified by commands sent on the I<sup>2</sup>C-bus.

**Subaddress counter**

The storage and retrieval of display data is dependent on the content of the subaddress counter. Storage and retrieval take place, only when the contents of the subaddress counter agree with the hardware subaddress at pins A0, A1, A2 and A3.

**I<sup>2</sup>C-bus controller**

The I<sup>2</sup>C-bus controller detects the I<sup>2</sup>C-bus protocol, slave address, commands and display data bytes. It performs the conversion of the data input (serial-to-parallel) and the data output (parallel-to-serial). The PCF8579 acts as an I<sup>2</sup>C-bus slave transmitter/receiver. Device selection depends on the I<sup>2</sup>C-bus slave address, the hardware subaddress and the commands transmitted.

**Input filters**

To enhance noise immunity in electrically adverse environments, RC low-pass filters are provided on the SDA and SCL lines.

**FUNCTIONAL DESCRIPTION** (continued)**RAM access**

There are three RAM ACCESS modes:

- Character
- Half-graphic
- Full-graphic

These modes are specified by bits G1 and G0 of the RAM ACCESS command. The RAM ACCESS command controls the order in which data is written to or read from the RAM (see Fig.7).

To store RAM data, the user specifies the location into which the first byte will be loaded (see Fig.8):

- Device subaddress (specified by the DEVICE SELECT command)
- RAM X-address (specified by the LOAD X-ADDRESS command)
- RAM bank (specified by bits Y1 and Y0 of the RAM ACCESS command)

Subsequent data bytes will be written or read according to the chosen RAM access mode. Device subaddresses are automatically incremented between devices until the last device is reached. If the last device has subaddress 15, further display data transfers will lead to a wrap-around of the subaddress to 0.

**Display control**

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD, via the column outputs. The number of rows scanned depends on the multiplex rate set by bits M1 and M0 of the SET MODE command.

The display status (all dots on/off and normal/inverse video) is set by bits E1 and E0 of the SET MODE command. For bank switching, the RAM bank corresponding to the top of the display is set by bits B1 and B0 of the SET START BANK command. This is shown in Fig.9. This feature is useful when scrolling in alphanumeric applications.




Fig.7 RAM ACCESS mode.

FUNCTIONAL DESCRIPTION (continued)




Fig.8 Example of commands specifying initial data byte RAM locations.

DEVELOPMENT DATA




Fig.9 Relationship between display and SET START BANK;  
1:32 multiplex rate and start bank = 2.

## I<sup>2</sup>C-BUS PROTOCOL

Two 7-bit slave addresses (0111100 and 0111101) are reserved for both the PCF8578 and PCF8579. The least-significant bit of the slave address is set by connecting input SA0 to either 0 ( $V_{SS}$ ) or 1 ( $V_{DD}$ ). Therefore, two types of PCF8578 or PCF8579 can be distinguished on the same I<sup>2</sup>C-bus which allows:

- (a) one PCF8578 to operate with up to 32 PCF8579s on the same I<sup>2</sup>C-bus for very large applications.
- (b) the use of two types of LCD multiplex schemes on the same I<sup>2</sup>C-bus.

In most applications the PCF8578 will have the same slave address as the PCF8579.

The I<sup>2</sup>C-bus protocol is shown in Fig. 10. All communications are initiated with a start condition (S) from the I<sup>2</sup>C-bus master, which is followed by the desired slave address and read/write bit. All devices with this slave address acknowledge in parallel. All other devices ignore the bus transfer.

In WRITE mode (indicated by setting the read/write bit LOW) one or more commands follow the slave address acknowledgement. The commands are also acknowledged by all addressed devices on the bus. The last command must clear the continuation bit C. After the last command a series of data bytes may follow. The acknowledgement after each byte is made only by the (A0, A1, A2 and A3) addressed PCF8579 or PCF8578 with its implicit subaddress 0. After the last data byte has been acknowledged, the I<sup>2</sup>C-bus master issues a stop condition (P).

In READ mode, indicated by setting the read/write bit HIGH, data bytes may be read from the RAM following the slave address acknowledgement. After this acknowledgement the master transmitter becomes a master receiver and the PCF8579 becomes a slave transmitter. The master receiver must acknowledge the reception of each byte in turn. The master receiver must signal an end of data to the slave transmitter, by **not** generating an acknowledge on the last byte clocked out of the slave. The slave transmitter then leaves the data line HIGH, enabling the master to generate a stop condition (P).

Display bytes are written into, or read from, the RAM at the address specified by the data pointer and subaddress counter. Both the data pointer and subaddress counter are automatically incremented, enabling a stream of data to be transferred either to, or from, the intended devices.

In multiple device applications, the hardware subaddress pins of the PCF8579s (A0, A1, A2 and A3) are connected to  $V_{SS}$  or  $V_{DD}$  to represent the desired hardware subaddress code. If two or more devices share the same slave address, then each device **must** be allocated with an unique hardware subaddress.




Fig.10(a) Master transmits to slave receiver (WRITE mode).

DEVELOPMENT DATA




Fig.10(b) Master reads after sending command string (WRITE commands; READ data).





Fig.10(c) Master reads-slave immediately after sending slave address (READ mode).

I<sup>2</sup>C-BUS PROTOCOL (continued)

**Command decoder**

The command decoder identifies command bytes that arrive on the I<sup>2</sup>C-bus. The most-significant bit of a command is the continuation bit C (see Fig.11). When this bit is set, it indicates that the next byte to be transferred will be a command. If the bit is reset, it indicates the conclusion of the command transfer. Further bytes will be regarded as display data. Commands are transferred in WRITE mode only.



C = 0; last command  
 C = 1; commands continue

Fig.11 General format of command byte.

The five commands available to the PCF8579 are defined in Table 2.

**Table 2** Summary of commands

code	command	description
C 0 D D D D D	LOAD X-ADDRESS	0 to 39
C 1 0 D D D D	SET MODE	multiplex rate, display status, system type
C 1 1 0 D D D D	DEVICE SELECT	defines device subaddress
C 1 1 1 D D D D	RAM ACCESS	graphic modes, bank select (D D D D ≥ 12 is not allowed; see SET START BANK opcode)
C 1 1 1 1 D D	SET START BANK	defines bank at top of LCD

**Where:**

C = command continuation bit  
 D = may be a logic 1 or 0.



Table 3 Definition of PCF8578/PCF8579 commands

command / opcode	options	description																							
SET MODE  <table border="1" data-bbox="141 418 420 463"> <tr> <td>C</td><td>1</td><td>0</td><td>T</td><td>E1</td><td>E0</td><td>M1</td><td>M0</td> </tr> </table>	C	1	0	T	E1	E0	M1	M0	<table border="1" data-bbox="458 309 790 487"> <tr> <th>LCD drive mode</th> <th>bits M1</th> <th>M0</th> </tr> <tr> <td>1:8 MUX (8 rows)</td> <td>0</td> <td>1</td> </tr> <tr> <td>1:16 MUX (16 rows)</td> <td>1</td> <td>0</td> </tr> <tr> <td>1:24 MUX (24 rows)</td> <td>1</td> <td>1</td> </tr> <tr> <td>1:32 MUX (32 rows)</td> <td>0</td> <td>0</td> </tr> </table>	LCD drive mode	bits M1	M0	1:8 MUX (8 rows)	0	1	1:16 MUX (16 rows)	1	0	1:24 MUX (24 rows)	1	1	1:32 MUX (32 rows)	0	0	defines LCD drive mode
C	1	0	T	E1	E0	M1	M0																		
LCD drive mode	bits M1	M0																							
1:8 MUX (8 rows)	0	1																							
1:16 MUX (16 rows)	1	0																							
1:24 MUX (24 rows)	1	1																							
1:32 MUX (32 rows)	0	0																							
	<table border="1" data-bbox="458 522 790 701"> <tr> <th>display status</th> <th>bits E1</th> <th>E0</th> </tr> <tr> <td>blank</td> <td>0</td> <td>0</td> </tr> <tr> <td>normal</td> <td>0</td> <td>1</td> </tr> <tr> <td>all segments on</td> <td>1</td> <td>0</td> </tr> <tr> <td>inverse video</td> <td>1</td> <td>1</td> </tr> </table>	display status	bits E1	E0	blank	0	0	normal	0	1	all segments on	1	0	inverse video	1	1	defines display status								
display status	bits E1	E0																							
blank	0	0																							
normal	0	1																							
all segments on	1	0																							
inverse video	1	1																							
	<table border="1" data-bbox="458 736 790 869"> <tr> <th>system type</th> <th>bit T</th> </tr> <tr> <td>PCF8578 row only</td> <td>0</td> </tr> <tr> <td>PCF8578 mixed mode</td> <td>1</td> </tr> </table>	system type	bit T	PCF8578 row only	0	PCF8578 mixed mode	1	defines system type																	
system type	bit T																								
PCF8578 row only	0																								
PCF8578 mixed mode	1																								
SET START BANK  <table border="1" data-bbox="141 1013 383 1058"> <tr> <td>C</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>B1</td><td>B0</td> </tr> </table>	C	1	1	1	1	1	B1	B0	<table border="1" data-bbox="458 909 790 1088"> <tr> <th>start bank pointer</th> <th>bits B1</th> <th>B0</th> </tr> <tr> <td>bank 0</td> <td>0</td> <td>0</td> </tr> <tr> <td>bank 1</td> <td>0</td> <td>1</td> </tr> <tr> <td>bank 2</td> <td>1</td> <td>0</td> </tr> <tr> <td>bank 3</td> <td>1</td> <td>1</td> </tr> </table>	start bank pointer	bits B1	B0	bank 0	0	0	bank 1	0	1	bank 2	1	0	bank 3	1	1	defines pointer to RAM bank corresponding to the top of the LCD. Useful for scrolling, pseudo-motion and background preparation of new display
C	1	1	1	1	1	B1	B0																		
start bank pointer	bits B1	B0																							
bank 0	0	0																							
bank 1	0	1																							
bank 2	1	0																							
bank 3	1	1																							
DEVICE SELECT  <table border="1" data-bbox="141 1204 420 1249"> <tr> <td>C</td><td>1</td><td>1</td><td>0</td><td>A3</td><td>A2</td><td>A1</td><td>A0</td> </tr> </table>	C	1	1	0	A3	A2	A1	A0	<table border="1" data-bbox="458 1117 790 1279"> <tr> <th>bits</th> <th>A3</th> <th>A2</th> <th>A1</th> <th>A0</th> </tr> <tr> <td>4-bit binary value of 0 to 15</td> <td></td> <td></td> <td></td> <td></td> </tr> </table>	bits	A3	A2	A1	A0	4-bit binary value of 0 to 15					four bits of immediate data, bits A0 to A3, are transferred to the subaddress counter to define one of sixteen hardware subaddresses					
C	1	1	0	A3	A2	A1	A0																		
bits	A3	A2	A1	A0																					
4-bit binary value of 0 to 15																									

I<sup>2</sup>C BUS PROTOCOL (continued)

Table 3 (continued)

command / opcode	options	description																							
RAM ACCESS  <table border="1" data-bbox="205 447 494 491"> <tr> <td>C</td> <td>1</td> <td>1</td> <td>1</td> <td>G1</td> <td>G0</td> <td>Y1</td> <td>Y0</td> </tr> </table>	C	1	1	1	G1	G0	Y1	Y0	<table border="1" data-bbox="521 343 857 517"> <tr> <td>RAM access mode bits</td> <td>G1</td> <td>G0</td> </tr> <tr> <td>character</td> <td>0</td> <td>0</td> </tr> <tr> <td>half graphic</td> <td>0</td> <td>1</td> </tr> <tr> <td>full graphic</td> <td>1</td> <td>0</td> </tr> <tr> <td>not allowed*</td> <td>1</td> <td>1</td> </tr> </table>	RAM access mode bits	G1	G0	character	0	0	half graphic	0	1	full graphic	1	0	not allowed*	1	1	defines the auto-increment behaviour of the address for RAM access
	C	1	1	1	G1	G0	Y1	Y0																	
RAM access mode bits	G1	G0																							
character	0	0																							
half graphic	0	1																							
full graphic	1	0																							
not allowed*	1	1																							
	<table border="1" data-bbox="521 560 857 708"> <tr> <td>bits</td> <td>Y1</td> <td>Y0</td> </tr> <tr> <td colspan="3">2-bit binary value of 0 to 3</td> </tr> </table>	bits	Y1	Y0	2-bit binary value of 0 to 3			two bits of immediate data, bits Y0 to Y1, are transferred to the Y-address pointer to define one of four banks for RAM access																	
bits	Y1	Y0																							
2-bit binary value of 0 to 3																									
LOAD X-ADDRESS  <table border="1" data-bbox="205 803 494 847"> <tr> <td>C</td> <td>0</td> <td>X5</td> <td>X4</td> <td>X3</td> <td>X2</td> <td>X1</td> <td>X0</td> </tr> </table>	C	0	X5	X4	X3	X2	X1	X0	<table border="1" data-bbox="521 751 857 847"> <tr> <td>bits</td> <td>X5</td> <td>X4</td> <td>X3</td> <td>X2</td> <td>X1</td> <td>X0</td> </tr> <tr> <td colspan="7">6-bit binary value of 0 to 39</td> </tr> </table>	bits	X5	X4	X3	X2	X1	X0	6-bit binary value of 0 to 39							six bits of immediate data, bits X0 to X5, are transferred to the X-address pointer to define one of forty display RAM columns	
C	0	X5	X4	X3	X2	X1	X0																		
bits	X5	X4	X3	X2	X1	X0																			
6-bit binary value of 0 to 39																									

\* See opcode for SET START BANK.

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.




Fig.12 Bit transfer.

**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).




Fig.13 Definition of start and stop condition.

DEVELOPMENT DATA

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS (continued)**

**System configuration**

A device transmitting a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message flow is the "master" and the devices which are controlled by the master are the "slaves".




Fig.14 System configuration.

**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is unlimited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal the end of a data transmission to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.15 Acknowledgement on the I<sup>2</sup>C-bus.

**Note**

The general characteristics and detailed specification of the I<sup>2</sup>C-bus is available on request.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	$V_{DD}$	-0.5	+8.0	V
LCD supply voltage range	$V_{LCD}$	$V_{DD} - 11$	$V_{DD}$	V
Input voltage range at SDA, SCL, SYNC, CLK, TEST, SA0, A0, A1, A2 and A3	$V_{I1}$	$V_{SS} - 0.5$	$V_{DD} + 0.5$	V
$V_3$ to $V_4$	$V_{I2}$	$V_{LCD} - 0.5$	$V_{DD} + 0.5$	V
Output voltage range at SDA	$V_{O1}$	$V_{SS} - 0.5$	$V_{DD} + 0.5$	V
C0 to C39	$V_{O2}$	$V_{LCD} - 0.5$	$V_{DD} + 0.5$	V
DC input current	$I_I$	-10	10	mA
DC output current	$I_O$	-10	10	mA
$V_{DD}$ , $V_{SS}$ or $V_{LCD}$ current	$I_{DD}$ , $I_{SS}$ , $I_{LCD}$	-50	50	mA
Power dissipation per package	$P_{tot}$	-	400	mW
Power dissipation per output	$P_o$	-	100	mW
Storage temperature range	$T_{stg}$	-65	+150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## DC CHARACTERISTICS

$V_{DD} = 2.5 \text{ V to } 6.0 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $V_{LCD} = V_{DD} - 3.5 \text{ V to } V_{DD} - 9 \text{ V}$ ;  $T_{amb} = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C}$ ;  
unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage		$V_{DD}$	2.5	—	6.0	V
LCD supply voltage		$V_{LCD}$	$V_{DD} - 9$	—	$V_{DD} - 3.5$	V
Supply current	note 1; $f_{CLK} = 2 \text{ kHz}$	$I_{DD1}$	—	9	20	$\mu\text{A}$
Power-on reset level	note 2	$V_{POR}$	—	1.3	1.8	V
<b>Logic</b>						
Input voltage LOW		$V_{IL}$	$V_{SS}$	—	$0.3 V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.7 V_{DD}$	—	$V_{DD}$	V
Leakage current at SDA, SCL, $\overline{SYNC}$ , CLK, TEST, SA0, A0, A1, A2 and A3	$V_I = V_{DD} \text{ or } V_{SS}$	$I_{L1}$	—1	—	1	$\mu\text{A}$
SDA output current LOW	$V_{OL} = 0.4 \text{ V}$ ; $V_{DD} = 5 \text{ V}$	$I_{OL}$	3	—	—	$\text{mA}$
Input capacitance	note 3	$C_I$	—	—	5	$\text{pF}$
<b>LCD outputs</b>						
Leakage current at $V_3$ to $V_4$	$V_I = V_{DD} \text{ or } V_{LCD}$	$I_{L2}$	—2	—	2	$\mu\text{A}$
DC component of LCD drivers C0 to C39		$\pm V_{DC}$	—	20	—	$\text{mV}$
Output resistance at C0 to C39	note 4	$R_{COL}$	—	3	6	$\text{k}\Omega$

**AC CHARACTERISTICS** (note 5)

$V_{DD} = 2.5$  to  $6$  V;  $V_{SS} = 0$  V;  $V_{LCD} = V_{DD} - 3.5$  V to  $V_{DD} - 9$  V;  $T_{amb} = -40$  to  $+85$  °C; unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Clock frequency	50% duty factor	f <sub>CLK</sub>	—	*	10	kHz
Driver delays	$V_{DD} - V_{LCD} = 9$ V; with test loads	t <sub>PLCD</sub>	—	—	100	μs
<b>I<sup>2</sup>C-bus</b>						
SCL clock frequency		f <sub>SCL</sub>	—	—	100	kHz
Tolerable spike width on bus		t <sub>SW</sub>	—	—	100	ns
Bus free time		t <sub>BUF</sub>	4.7	—	—	μs
Start condition set-up time	repeated start codes only	t <sub>SU; STA</sub>	4.7	—	—	μs
Start condition hold time		t <sub>HD; STA</sub>	4.0	—	—	μs
SCL LOW time		t <sub>LOW</sub>	4.7	—	—	μs
SCL HIGH time		t <sub>HIGH</sub>	4.0	—	—	μs
SCL and SDA rise time		t <sub>r</sub>	—	—	1.0	μs
SCL and SDA fall time		t <sub>f</sub>	—	—	0.3	μs
Data set-up time		t <sub>SU; DAT</sub>	250	—	—	ns
Data hold time		t <sub>HD; DAT</sub>	0	—	—	ns
Stop condition set-up time		t <sub>SU; STO</sub>	4.0	—	—	μs

\* Typically 0.9 to 3.3 kHz.

**Notes to the characteristics**

1. Outputs are open; inputs at  $V_{DD}$  or  $V_{SS}$ ; I<sup>2</sup>C-bus inactive; clock with 50% duty cycle.
2. Resets all logic when  $V_{DD} < V_{POR}$ .
3. Periodically sampled; not 100% tested.
4. Resistance measured between output terminal (C0 to C39) and bias input ( $V_3$  to  $V_4$ ,  $V_{DD}$  and  $V_{LCD}$ ) when the specified current flows through one output under the following conditions (see Table 1):

$$V_{OP} = V_{DD} - V_{LCD} = 9 \text{ V};$$

$$V_3 - V_{LCD} \geq 4.70 \text{ V}; V_4 - V_{LCD} \leq 4.30 \text{ V}; I_{LOAD} = 100 \mu\text{A}.$$

5. All timing values are referred to  $V_{IH}$  and  $V_{IL}$  levels with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .




Fig.16 Test loads.






Fig.17 Driver timing waveforms.

DEVELOPMENT DATA




Fig.18 I<sup>2</sup>C-bus timing waveforms.

APPLICATION INFORMATION




Fig.19 Typical LCD driver system with 1:32 multiplex rate.

DEVELOPMENT DATA




Fig.20 Split screen application with 1:16 multiplex rate for improved contrast.

APPLICATION INFORMATION (continued)




Fig.21 Split screen application using double multiplex rate.

DEVELOPMENT DATA





Fig.22 Example of single plane wiring, single screen with 1:32 multiplex rate (PCF8578 in row driver mode).

CHIP DIMENSIONS AND BONDING PAD LOCATIONS



Chip area: 13.6 mm<sup>2</sup>  
 Bonding pad dimensions: 120 μm x 120 μm

Fig.23 Bonding pad locations.

**Table 4** Bonding pad locations (dimensions in  $\mu\text{m}$ )

All x/y co-ordinates are referenced to the bottom left corner, see Fig.23.

DEVELOPMENT DATA

pad	X	Y	pad	X	Y
SDA	1726	4444	C27	1972	160
SCL	1522	4444	C26	2176	160
SYN $\bar{C}$	1318	4444	C25	2380	160
CLK	1114	4444	C24	2584	160
VSS	910	4444	C23	2788	160
TEST	688	4444	C22	2788	472
SA0	442	4444	C21	2788	736
A3	160	4444	C20	2788	976
A2	160	4222	C19	2788	1180
A1	160	4018	C18	2788	1384
A0	160	3814	C17	2788	1588
VDD	160	3010	C16	2788	1792
n.c.	160	2806	C15	2788	1996
V <sub>2</sub>	160	2602	C14	2788	2200
V <sub>3</sub>	160	2398	C13	2788	2404
V <sub>LCD</sub>	160	2194	C12	2788	2608
C39	160	994	C11	2788	2812
C38	160	790	C10	2788	3016
C37	160	586	C9	2788	3220
C36	160	382	C8	2788	3424
C35	160	160	C7	2788	3628
C34	442	160	C6	2788	3868
C33	688	160	C5	2788	4132
C32	910	160	C4	2788	4444
C31	1114	160	C3	2584	4444
C30	1318	160	C2	2380	4444
C29	1522	160	C1	2176	4444
C28	1726	160	C0	1972	4444



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

CHIP-ON GLASS INFORMATION




Fig.24 Typical chip-on glass application (viewed from underside of chip).

Note to Fig.24

If inputs SA0 and A0 to A3 are left unconnected they are internally pulled-up to VDD.





## 256 × 8-bit STATIC CMOS EEPROM WITH I<sup>2</sup>C-BUS INTERFACE

### GENERAL DESCRIPTION

The PCF8582A is a 2 Kbits 5 Volt electrically erasable programmable read only memory (EEPROM) organized as 256 by 8-bits. It is designed in a floating gate CMOS technology.

As data bytes are received and transmitted via the serial I<sup>2</sup>C-bus, an eight pin DIL package is sufficient. Up to eight PCF8582A devices may be connected to the I<sup>2</sup>C-bus.

Chip select is accomplished by three address inputs.

Timing of the Erase/Write cycle can be done in two different ways; either by connecting an external clock to the "Programming Timing Control", pin (7 or 13), or by using an internal oscillator. If the latter is used an RC time constant must be connected to pin 7 or 13.

### Features

- Non-volatile storage of 2 Kbits organized as 256 x 8
- Only one power supply required (5 V)
- On chip voltage multiplier for erase/write
- Serial input/output bus (I<sup>2</sup>C)
- Automatic word address incrementing
- Low power consumption
- One point erase/write timer
- Power on reset
- 10,000 erase/write cycles per byte
- 10 years non-volatile data retention
- Infinite number of read cycles
- Pin and address compatible to PCF8570, PCF8571, PCF8582 and PCD8572
- External clock signal possible.

A version with automotive temperature range -40 to + 125 °C (PCF8582B) and a version with extended temperature range -40 to + 85 °C (PCF8582C) are in preparation.

### PACKAGE OUTLINE

PCF8582AP; 8-lead dual in line; plastic (SOT97).

PCF8582AT; 16-lead mini-pack; plastic (SO16L; SOT162A).






Fig. 1 Block diagram.



- 1 A0
- 2 A1
- 3 A2
- 4 V<sub>SS</sub> ground
- 5 SDA
- 6 SCL
- 7 PTC programming time control
- 8 V<sub>DD</sub> positive supply



Fig. 2 (a) Pinning diagram.



- 1 n.c.
- 2 n.c.
- 3 A0
- 4 A1
- 5 A2
- 6 V<sub>SS</sub> ground
- 7 n.c.
- 8 n.c.
- 9 n.c.
- 10 n.c.
- 11 SDA
- 12 SCL
- 13 PTC programming time control
- 14 V<sub>DD</sub> positive supply
- 15 n.c.
- 16 n.c.

Fig. 2 (b) Pinning diagram.

DEVELOPMENT DATA



Figs. 3 (a) and (b) RC circuit connections to PCF8582AP and PCF8582AT when using the internal oscillator

## FUNCTIONAL DESCRIPTION

### Characteristics of the I<sup>2</sup>C-bus

The I<sup>2</sup>C-bus is intended for communication between different ICs. The serial bus consists of two bi-directional lines, one for data signals (SDA), and one for clock signals (SCL). Both the SDA and the SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

The following bus conditions have been defined:

Bus not busy; both data and clock lines remain HIGH.

Start data transfer; a change in the state of the data line, from HIGH to LOW, while the clock is HIGH defines the start condition. Stop data transfer; a change in the state of the data line, from LOW to HIGH, while the clock is HIGH, defines the stop condition.

Data valid; the state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition; the number of the data bytes, transferred between the start and stop conditions is limited to two bytes in the ERASE/WRITE mode and unlimited in the READ mode. The information is transmitted in bytes and each receiver acknowledges with a ninth bit.

Within the I<sup>2</sup>C-bus specifications a low speed mode (2 kHz clock rate) and a high speed mode (100 kHz clock rate) are defined. The PCF8582A operates in both modes.

By definition a device that sends a signal is called a "transmitter", and the device which receives the signal is called a "receiver". The device which controls the signal is called the "master". The devices that are controlled by the master are called "slaves".

Each word of eight bits is followed by one acknowledge bit. This acknowledge bit is a HIGH level put on the bus by the transmitter. The master generates an extra acknowledge related clock pulse.

The slave receiver which is addressed is obliged to generate an acknowledge after the reception of each byte.

The master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse in clock pulse.


Set-up and hold times must be taken into account. A master receiver must signal an end of data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this condition the transmitter must leave the data line HIGH to enable the master generation of the stop condition.

### Note

Detailed specifications of the I<sup>2</sup>C-bus are available on request.

**I<sup>2</sup>C-Bus Protocol**

The I<sup>2</sup>C-bus configurations for different READ and WRITE cycles of the PCF8582A are shown in Fig. 4, (a), (b) and (c).



- (1) After this stop condition the erase/write cycle starts and the bus is free for another transmission. The duration of the erase/write cycle is approximately 30 ms if only one byte is written and 60 ms if two bytes are written. During the erase/write cycle the slave receiver does not send an acknowledge bit if addressed via the I<sup>2</sup>C-bus.
- (2) The second data byte is voluntary. It is not allowed to erase/write more than two types.

Fig. 4(a) Master transmitter transmits to PCF8582A slave receiver (ERASE/WRITE mode).

DEVELOPMENT DATA




Fig. 4(b) Master reads PCF8582A slave after setting word address (write word address; READ data).






Fig. 4(c) Master reads PCF8582A slave immediately after first byte (READ mode).\*

*Note:* the slave address is defined in accordance with the I<sup>2</sup>C-bus specification as:



\* The device can be used as read only without the programming clock.

I<sup>2</sup>C-bus timing






Fig. 5 I<sup>2</sup>C-bus timing.



(a)



(b)

(1) If external clock for PTC is chosen, this information is latched internally by leaving pin 7 LOW after transmission of the eight bit of the word address (negative edge of SCL). The state of PTC then, may be previously undefined.

Fig. 6 (a) One-byte ERASE/WRITE cycle; (b) two-byte ERASE/WRITE cycle.

**Ratings**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage	$V_{DD}$	-0.3	+7	V
Voltage on any input pin input impedance 500 $\Omega$	$V_I$	$V_{SS} - 0.8$	$V_{DD} + 0.8$	V
Operating temperature range	$T_{amb}$	-40	+85	$^{\circ}C$
Storage temperature range	$T_{stg}$	-65	+150	$^{\circ}C$
Current into any input pin	$ I_I $	-	1	mA
Output current	$ I_O $	-	10	mA

DEVELOPMENT DATA



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

## CHARACTERISTICS

$V_{DD} = 5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -40\text{ to }+85\text{ }^{\circ}\text{C}$ ; unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
Operating supply voltage		$V_{DD}$	4.5	5.0	5.5	V
Operating supply current READ	$V_{DD}$ max. $f_{SCL} = 100\text{ kHz}$	$I_{DD}$	—	—	0.4	mA
Operating supply current WRITE/ERASE	$V_{DD}$ max.	$I_{DDW}$	—	—	2.0	mA
Standby supply current	$V_{DD}$ max.	$I_{DDO}$	—	—	10	$\mu\text{A}$
<b>Input PTC</b>						
Input voltage HIGH			$V_{DD} - 0.3$	—	—	V
Input voltage LOW			—	—	$V_{SS} + 0.3$	V
<b>Input SCL and input/output SDA</b>						
Input voltage LOW		$V_{IL}$	-0.3	—	1.5	V
Input voltage HIGH		$V_{IH}$	3.0	—	$V_{DD} + 0.8$	V
Output voltage LOW	$I_{OL} = 3\text{ mA}$ $V_{DD} = 4.5\text{ V}$	$V_{OL}$	—	—	0.4	V
Output leakage current HIGH	$V_{OH} = V_{DD}$	$I_{LO}$	—	—	1	$\mu\text{A}$
Input leakage current (SCL)	$V_I = V_{DD}$ or $V_{SS}$	$I_{LI}$	—	—	1	$\mu\text{A}$
Clock frequency		$f_{SCL}$	0	—	100	kHz
Input capacitance (SCL; SDA)		$C_I$	—	—	7	pF
Time the bus must be free before new transmission can start		$t_{BUF}$	4.7	—	—	$\mu\text{s}$
Start condition hold time after which first clock pulse is generated		$T_{HD;STA}$	4	—	—	$\mu\text{s}$



DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
The LOW period of the clock		t <sub>LOW</sub>	4.7	—	—	μs
The HIGH period of the clock		t <sub>HIGH</sub>	4.0	—	—	μs
Set-up time for start condition	repeated start only	t <sub>SU;STA</sub>	4.7	—	—	μs
Data hold time for I <sup>2</sup> C-bus compatible masters		t <sub>HD;DAT</sub>	5.0	—	—	μs
Data hold time for I <sup>2</sup> C devices	note 1	t <sub>HD;DAT</sub>	0	—	—	ns
Date set up time		t <sub>SU;DAT</sub>	250	—	—	ns
Rise time for SDA and SCL lines		t <sub>r</sub>	—	—	1	μs
Fall time for SDA and SCL lines		t <sub>f</sub>	—	—	300	ns
Set-up time for stop condition		T <sub>SU;STO</sub>	4.7	—	—	μs
<b>Programming time control</b>						
Erase/write cycle time		t <sub>E/W</sub>	5	—	40	ms
Capacitor used for E/W cycle of 30 ms	max. tolerance ±10%; using internal oscillator (Fig. 3)	C <sub>E/W</sub>	—	3.3	—	nF
Resistor used for E/W cycle of 30 ms	max. tolerance ±5%; using internal oscillator (Fig. 3)	R <sub>E/W</sub>	—	56.0	—	kΩ
<b>Programming frequency using external clock</b>						
Frequency		f <sub>p</sub>	10	—	50	kHz
Period LOW		t <sub>LOW</sub>	10.0	—	—	μs
Period HIGH		t <sub>HIGH</sub>	10.0	—	—	μs
Rise-time		t <sub>r</sub>	—	—	300	ns
Fall-time		t <sub>f</sub>	—	—	300	ns
Delay-time		t <sub>d</sub>	0	—	—	ns
Data retention time	T <sub>amb</sub> = 55 °C	t <sub>S</sub>	10	—	—	years

**Note to the characteristics**

1. The hold time required to bridge the undefined region of the falling edge of SCL must be internally provided by a transmitter. It is not greater than 300 ns.

**CHARACTERISTICS** (continued)**E/W programming time control**

A. Using external resistor  $R_{E/W}$  and capacitor  $C_{E/W}$  (see Table 1)

**Table 1** Recommended R, C combinations

$R_{E/W}$ (k $\Omega$ ) note 1	$C_{E/W}$ (nF) note 2	$t_{E/W}$ (typ.) (ms) note 3
56	3.3	34
56	2.2	21
22	3.3	13
22	2.2	7.5 (note 4)

**Notes to Table 1**

1. Maximum tolerance is 10%.
2. Maximum tolerance is 5%.
3. Actual E/W lines are mainly influenced by the tolerances in values of R and C.
4. Minimum allowed  $t_{E/W}$  is 5 ms (see CHARACTERISTICS).

B. Using an external clock (see Table 2 and Fig.6)

**Table 2** E/W programming time control using an external clock

parameters	symbol	min.	max.	unit
frequency	$f_p$	10.0	50.0	kHz
period LOW	$t_{LOW}$	10.0	—	s
period HIGH	$t_{HIGH}$	10.0	—	s
rise time	$t_r$	—	300	ns
fall time	$t_f$	—	300	ns
delay time	$t_d$	0	—	ns



### CLOCK CALENDAR WITH 256 X 8-BIT STATIC RAM

#### GENERAL DESCRIPTION

The PCF8583 is a low power 2048-bit static CMOS RAM organized as 256 words by 8-bits. Addresses and data are transferred serially via a two-line bidirectional bus (I<sup>2</sup>C). The built-in word address register is incremented automatically after each written or read data byte. One address pin A0 is used for programming the hardware address, allowing the connection of two devices to the bus without additional hardware. The built-in 32.768 kHz oscillator circuit and the first 8 bytes of the RAM are used for the clock/calendar and counter functions. The next 8 bytes may be programmed as alarm registers or used as free RAM space.

#### Features

- I<sup>2</sup>C-bus interface operating supply voltage: 2.5 V to 6 V
- Clock operating supply voltage (0 to 70 °C): 1.0 V to 6 V
- Data retention voltage: 1.0 V to 6 V
- Operating current (f<sub>SCL</sub> = 0 Hz): max. 50 μA
- Clock function with four year calendar
- 24 or 12 hour format
- 32.768 kHz or 50 Hz time base
- Serial input/output bus (I<sup>2</sup>C)
- Automatic word address incrementing
- Programmable alarm, timer and interrupt function




Fig.1 Block diagram.

7281191.2

#### PACKAGE OUTLINES

PCF8583P: 8-lead DIL; plastic (SOT97).

PCF8583T: 8-lead mini-pack; plastic (SO8L; SOT176A).

**PINNING**

1	OSCI	oscillator input, 50 Hz or event-pulse input
2	OSCO	oscillator output
3	A0	address input
4	V <sub>SS</sub>	negative supply
5	SDA	serial data line } I <sup>2</sup> C-bus
6	SCL	
7	INT	open drain interrupt output (active low)
8	V <sub>DD</sub>	positive supply




Fig.2 Pinning diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range (pin 8)	V <sub>DD</sub>	-0.8	+ 7.0	V
Supply current (pin 4 or pin 8)	I <sub>DD</sub> ; I <sub>SS</sub>	-	50	mA
Input voltage range	V <sub>I</sub>	-0.8 to V <sub>DD</sub>	+ 0.8	V
DC input current	I <sub>I</sub>	-	10	mA
DC output current	I <sub>O</sub>	-	10	mA
Power dissipation per package	P <sub>tot</sub>	-	300	mW
Power dissipation per output	P <sub>O</sub>	-	50	mW
Operating ambient temperature range	T <sub>amb</sub>	-40	+ 85	°C
Storage temperature range	T <sub>stg</sub>	-65	+ 150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## FUNCTIONAL DESCRIPTION

The PCF8583 contains a 256 by 8-bit RAM with an 8-bit auto-increment address register, an on-chip 32.768 kHz oscillator circuit, a frequency divider, a serial two-line bidirectional I<sup>2</sup>C-bus interface and a power-on reset circuit.

The first 8 bytes of the RAM (memory addresses 00 to 07) are designed as addressable 8-bit parallel registers. The first register (memory address 00) is used as a control/status register. The memory addresses 01 to 07 are used as counters for the clock function. The memory addresses 08 to 0F are free RAM locations or may be programmed as alarm registers.

### Counter function modes

When the control/status register is set a 32.768 kHz clock mode, a 50 Hz clock mode or an event-counter mode can be selected.

In the clock modes the hundredths of a second, seconds, minutes, hours, date, month (four year calendar) and weekdays are stored in a BCD format. The timer register stores up to 99 days. The event-counter mode is used to count pulses applied to the oscillator input (OSCO left open). The event counter stores up to 6 digits of data.

When one of the counters is read (memory locations 01 to 07), the contents of all counters are strobed into capture latches at the beginning of a read cycle. Therefore faulty reading of the count during a carry condition is prevented.

When a counter is written, other counters are not affected.

### Alarm function modes

By setting the alarm enable bit of the control/status register the alarm control register (address 08) is activated.

By setting the alarm control register a dated alarm, a daily alarm, a weekday alarm or a timer alarm may be programmed. In the clock modes, the timer register (address 07) may be programmed to count hundredths of a second, seconds, minutes, hours or days. Days are counted when an alarm is not programmed.

Whenever an alarm event occurs the alarm flag of the control/status register is set. A timer alarm event will set the alarm flag and an overflow condition of the timer will set the timer flag. The open drain interrupt output is switched on (active LOW) when the alarm or timer flag is set (enabled). The flags remain set until directly reset by a write operation.

When a timer function without any alarm function is programmed the remaining alarm registers (addresses 09 to 0F) may be used as free RAM space.

**Control/status register**

The control/status register is defined as the memory location 00 with free access for reading and writing via the I<sup>2</sup>C-bus. All functions and options are controlled by the contents of the control/status register (see Fig.3).




Fig.3 Control/status register.

**Counter registers**


In the different modes the counter registers are programmed and arranged as shown in Fig.4. Counter cycles are listed in Table 1.

In the clock modes 24 h or 12 h format can be selected by setting the most significant bit of the hours counter register. The format of the hours counter is shown in Fig.5.

The year and date are packed into memory location 05 (see Fig.6). The weekdays and months are packed into memory location 06 (see Fig.7). When reading these memory locations the year and weekdays are masked out when the mask flag of the control/status register is set. This allows the user to read the date and month count directly.

In the event-counter mode events are stored in BCD format. D5 is the most significant and D0 the least significant digit. The divider is by-passed.

DEVELOPMENT DATA



7Z81195

Fig.4 Register arrangement.

Counter registers (continued)




Fig.5 Format of the hours counter.




Fig.6 Format of the year/date counter.




Fig.7 Format of the weekdays/months counter.



**Table 1** Cycle length of the time counters, clock modes

unit	counting cycle	carry to the next unit	contents of the month counter
hundredths of a second	00 to 99	99 to 00	
seconds	00 to 59	59 to 00	
minutes	00 to 59	59 to 00	
hours (24 h)	00 to 23	23 to 00	
hours (12 h)	12 AM, 01 AM to 11 AM, 12 PM, 01 PM to 11 PM	11 PM to 12 AM	
date	01 to 31	31 to 01	1, 3, 5, 7, 8, 10, 12
	01 to 30	30 to 01	4, 6, 9, 11
	01 to 29	29 to 01	2, year = 0
	01 to 28	28 to 01	2, year = 1, 2, 3
months	01 to 12	12 to 01	
year	0 to 3		
weekdays	0 to 6	6 to 0	
timer	00 to 99	no carry	

DEVELOPMENT DATA

**Alarm control register**

When the alarm enable bit of the control/status register is set the alarm control register (address 08) is activated. All alarm, timer and interrupt output functions are controlled by the contents of the alarm control register (see Figs 8a and 8b).




Fig.8a Alarm control register, clock modes.

DEVELOPMENT DATA




Fig.8b Alarm control register, event-counter mode.

### Alarm registers

All alarm registers are allocated with a constant address offset of hex 08 to the corresponding counter registers.

An alarm goes off when the contents of the alarm registers matches bit-by-bit the contents of the involved counter registers. The year and weekday bits are ignored in a dated alarm. A daily alarm ignores the month and date bits. When a weekday alarm is selected, the contents of the alarm weekday/month register will select the weekdays on which an alarm is activated (see Fig.9).

Note: In the 12 h mode bits 6 and 7 of the alarm hours register must be the same as the hours counter.




Fig.9 Selection of alarm weekdays.

### Interrupt output

The open-drain n-channel interrupt output is programmed by setting the alarm control register. It is switched on (active LOW) when the alarm flag or the timer flag is set. In the clock mode without alarm the output sequence is controlled by the timer flag. The OFF voltage of the interrupt output may exceed the supply voltage.

### Oscillator and divider

A 32.768 kHz quartz crystal has to be connected to OSC1 (pin 1) and OSC0 (pin 2). A trimmer capacitor between OSC1 and  $V_{DD}$  is used for tuning the oscillator (see quartz frequency adjustment). A 100 Hz clock signal is derived from the quartz oscillator for the clock counters.

In the 50 Hz clock mode or event-counter mode the oscillator is disabled and the oscillator input is switched to a high impedance state. This allows the user to feed the 50 Hz reference frequency or an external high speed event signal into the input OSC1.

**Initialization**

When power-up occurs the I<sup>2</sup>C-bus interface, the control/status register and all clock counters are reset. The device starts time keeping in the 32.768 kHz clock mode with the 24 h format on the first of January at 0.00.00: 00. 1 Hz is output at the interrupt (starts HIGH). This can be disabled by setting the alarm enable bit in the control/status register.

A second level-sensitive reset signal to the I<sup>2</sup>C-bus interface is generated as soon as the supply voltage drops below the interface reset level. This reset signal does not affect the control/status or clock counter registers.

It is recommended to set the stop counting flag of the control/status register before loading the actual time into the counters. Loading of illegal states will lead to a clock malfunction but will not latch-up the device.

**CHARACTERISTICS OF THE I<sup>2</sup>C-BUS**

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.

DEVELOPMENT DATA




Fig.10 Bit transfer.

**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).




Fig.11 Definition of start and stop condition.

**System configuration**

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig.12 System configuration.

**Acknowledge**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledge has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig.13 Acknowledgement on the I<sup>2</sup>C-bus.

**Timing specifications**

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

parameter	symbol	min.	typ.	max.	unit
SCL clock frequency	$f_{SCL}$	—	—	100	kHz
Tolerable spike width on bus	$t_{SW}$	—	—	100	ns
Bus free time	$t_{BUF}$	4.7	—	—	$\mu s$
Start condition set-up time	$t_{SU}; STA$	4.7	—	—	$\mu s$
Start condition hold time	$t_{HD}; STA$	4.0	—	—	$\mu s$
SCL LOW time	$t_{LOW}$	4.7	—	—	$\mu s$
SCL HIGH time	$t_{HIGH}$	4.0	—	—	$\mu s$
SCL and SDA rise time	$t_r$	—	—	1.0	$\mu s$
SCL and SDA fall time	$t_f$	—	—	0.3	$\mu s$
Data set-up time	$t_{SU}; DAT$	250	—	—	ns
Data hold time	$t_{HD}; DAT$	0	—	—	ns
SCL LOW to data out valid	$t_{VD}; DAT$	—	—	3.4	$\mu s$
Stop condition set-up time	$t_{SU}; STO$	4.0	—	—	$\mu s$

DEVELOPMENT DATA




Fig. 14 I<sup>2</sup>C-bus timing diagram; rise and fall times refer to  $V_{IL}$  and  $V_{IH}$ .

I<sup>2</sup>C-bus protocol

Before any data is transmitted on the I<sup>2</sup>C-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the start procedure. The I<sup>2</sup>C-bus configuration for the different PCF8583 READ and WRITE cycles is shown in Fig. 15.




Fig.15a Master transmits to slave receiver (WRITE mode).




Fig.15b Master reads after setting word address (WRITE word address; READ data).




Fig.15c Master reads slave immediately after first byte (READ mode).



**CHARACTERISTICS**

$V_{DD} = 2.5$  to  $6.0$  V;  $V_{SS} = 0$  V;  $T_{amb} = -40$  to  $+85$  °C unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage operating clock	$T_{amb} = 0$ to $+70$ °C	$V_{DD}$	2.5	—	6.0	V
		$V_{DD}$	1.0	—	6.0	V
Supply current operating clock	$f_{SCL} = 100$ kHz	$I_{DD}$	—	—	200	$\mu$ A
	$V_{DD} = 5$ V	$I_{DDO}$	—	10	50	$\mu$ A
	$V_{DD} = 1$ V	$I_{DDO}$	—	2	10	$\mu$ A
Power-on reset voltage level	note 1	$V_{POR}$	1.5	1.9	2.3	V
<b>Inputs; Input/output SDA</b>						
Input voltage LOW	note 2	$V_{IL}$	-0.8	—	$0.3V_{DD}$	V
Input voltage HIGH	note 2	$V_{IH}$	$0.7V_{DD}$	—	$V_{DD} + 0.8$	V
Output current LOW	$V_{OL} = 0.4$ V	$I_{OL}$	3	—	—	mA
Leakage current	$V_I = V_{DD}$ or $V_{SS}$	$ I_L $	—	—	1	$\mu$ A
<b>A0; OSCI</b>						
Input leakage current	$V_I = V_{DD}$ or $V_{SS}$	$ I_{LI} $	—	—	250	nA
<b>SCL; SDA</b>						
Input capacitance	$V_I = V_{SS}$	$C_I$	—	—	7	pF
<b>Output INT</b>						
Output current LOW	$V_{OL} = 0.4$ V	$I_{OL}$	3	—	—	mA
Leakage current	$V_I = V_{DD}$ or $V_{SS}$	$ I_L $	—	—	1	$\mu$ A
<b>LOW <math>V_{DD}</math> data retention</b>						
Supply voltage for data retention		$V_{DDR}$	1	—	6	V
Supply current	note 3					
	$V_{DDR} = 1$ V	$I_{DDR}$	—	—	5	$\mu$ A
	$T_{amb} = -25$ to $+70$ °C; $V_{DDR} = 1$ V	$I_{DDR}$	—	—	2	$\mu$ A

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Oscillator</b>						
Integrated oscillator capacitance		$C_{OSC}$	—	40	—	pF
Oscillator stability for $\Delta V_{DD} = 100$ mV	$T_{amb} = 25$ °C; $V_{DD} = 1.5$ V	$f/f_{OSC}$	—	$2 \times 10^{-7}$	—	
Input frequency	note 4	$f_i$	—	—	1	MHz
<b>Quartz crystal parameters</b>						
Frequency = 32.768 kHz						
Series resistance		$R_S$	—	—	40	k $\Omega$
Parallel capacitance		$C_L$	—	10	—	pF
Trimmer capacitance		$C_T$	5	—	25	pF

**Notes to the characteristics**

1. The power-on reset circuit resets the I<sup>2</sup>C-bus logic when  $V_{DD} < V_{POR}$ .
2. When the voltages are a diode voltage above or below the supply voltage  $V_{DD}$  or  $V_{SS}$  an input current will flow; this current must not exceed  $\pm 0.5$  mA.
3. Event or 50 Hz mode only (no Quartz).
4. Event mode only.

**APPLICATION INFORMATION****Quartz frequency adjustment***Method 1: Fixed OSCI capacitor*

By evaluating the average capacitance necessary for the application layout a fixed capacitor can be used. The frequency is best measured via the 1 Hz signal available after power-on at the interrupt output (pin 7). The frequency tolerance depends on the quartz crystal tolerance, the capacitor tolerance and the device-to-device tolerance (on average  $\pm 5 \times 10^{-6}$ ). Average deviations of  $\pm 5$  minutes per year can be achieved.

*Method 2: OSCI Trimmer*

Using the alarm function (via the I<sup>2</sup>C-bus) a signal faster than 1 Hz can be generated at the interrupt output for fast setting of a trimmer.

## Procedure:

Power-on  
Initialization (alarm function)

## Routine:

Set clock to time T and set alarm to time T + dT.  
At time T + dT (interrupt) repeat routine.

If time dT is approximately 10 ms a frequency of approximately 40 Hz is obtained.

**APPLICATION INFORMATION** (continued)

The PCF8583 slave address has a fixed combination 1010 as group 1.





Fig.16 PCF8583 address.

DEVELOPMENT DATA



**Recommendation:**  
Connect a 4.7 μF 10 V solid aluminium (SAL) capacitor between V<sub>DD</sub> and V<sub>SS</sub>.

Fig.17 PCF8583 application diagram.




Fig.18 Typical supply current as a function of supply voltage (clock);  
T<sub>amb</sub> = -40 to +85 °C.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.



## 8-BIT A/D AND D/A CONVERTER

### GENERAL DESCRIPTION

The PCF8591 is a single chip, single supply low power 8-bit CMOS data acquisition device with four analogue inputs, one analogue output and a serial I<sup>2</sup>C bus interface. Three address pins A0, A1 and A2 are used for programming the hardware address, allowing the use of up to eight devices connected to the I<sup>2</sup>C bus without additional hardware. Address, control and data to and from the device are transferred serially via the two-line bidirectional bus (I<sup>2</sup>C).

The functions of the device include analogue input multiplexing, on-chip track and hold function, 8-bit analogue-to-digital conversion and an 8-bit digital-to-analogue conversion. The maximum conversion rate is given by the maximum speed of the I<sup>2</sup>C bus.

### Features

- Single power supply
- Operating supply voltage 2,5 V to 6 V
- Low standby current
- Serial input/output via I<sup>2</sup>C bus
- Address by 3 hardware address pins
- Sampling rate given by I<sup>2</sup>C bus speed
- 4 analogue inputs programmable as single-ended or differential inputs
- Auto-incremented channel selection
- Analogue voltage range from V<sub>SS</sub> to V<sub>DD</sub>
- On-chip track and hold circuit
- 8-bit successive approximation A/D conversion
- Multiplying DAC with one analogue output

### APPLICATIONS

Closed loop control systems; low power converter for remote data acquisition; battery operated equipment; acquisition of analogue values in automotive, audio and TV applications.

### PACKAGE OUTLINES

PCF8591P: 16-lead DIL; plastic (SOT38).

PCF8591T: 16-lead mini-pack; plastic (SO16L; SOT162A).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

- 1. AIN0
  - 2. AIN1
  - 3. AIN2
  - 4. AIN3
  - 5. A0
  - 6. A1
  - 7. A2
  - 8. VSS
  - 9. SDA
  - 10. SCL
  - 11. OSC
  - 12. EXT
  - 13. AGND
  - 14. VREF
  - 15. AOOUT
  - 16. VDD
- } analogue inputs (A/D converter)  
 } hardware address  
 } negative supply voltage  
 } I<sup>2</sup>C bus data input/output  
 } I<sup>2</sup>C bus clock input/output  
 } oscillator input/output  
 } external/internal switch for oscillator input  
 } analogue ground  
 } voltage reference input  
 } analogue output (D/A converter)  
 } positive supply voltage

**FUNCTIONAL DESCRIPTION**

**Addressing**

Each PCF8591 device in an I<sup>2</sup>C bus system is activated by sending a valid address to the device. The address consists of a fixed part and a programmable part. The programmable part must be set according to the address pins A0, A1 and A2. The address always has to be sent as the first byte after the start condition in the I<sup>2</sup>C bus protocol. The last bit of the address byte is the read/write-bit which sets the direction of the following data transfer (see Figs 3 and 10).

DEVELOPMENT DATA




Fig. 3 Address byte.

**Control byte**

The second byte sent to a PCF8591 device will be stored in its control register and is required to control the device function.

The upper nibble of the control register is used for enabling the analogue output, and for programming the analogue inputs as single-ended or differential inputs. The lower nibble selects one of the analogue input channels defined by the upper nibble (see Fig. 4). If the auto-increment flag is set the channel number is incremented automatically after each A/D conversion.

The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the auto-increment flag is set, the next selected channel will be always channel 0. The most significant bits of both nibbles are reserved for future functions and have to be set to 0. After a power-on reset condition all bits of the control register are reset to 0. The D/A converter and the oscillator are disabled for power saving. The analogue output is switched to a high impedance state.




Fig. 4 Control byte.



**D/A conversion**

The third byte sent to a PCF8591 device is stored in the DAC data register and is converted to the corresponding analogue voltage using the on-chip D/A converter. This D/A converter consists of a resistor divider chain connected to the external reference voltage with 256 taps and selection switches. The tap-decoder switches one of these taps to the DAC output line (see Fig. 5).

The analogue output voltage is buffered by an auto-zeroed unity gain amplifier. This buffer amplifier may be switched on or off by setting the analogue output enable flag of the control register. In the active state the output voltage is held until a further data byte is sent.

The on-chip D/A converter is also used for successive approximation A/D conversion. In order to release the DAC for an A/D conversion cycle the unity gain amplifier is equipped with a track and hold circuit. This circuit holds the output voltage while executing the A/D conversion.

The output voltage supplied to the analogue output AOUT is given by the formula shown in Fig. 6. The waveforms of a D/A conversion sequence are shown in Fig. 7.

DEVELOPMENT DATA




Fig. 5 DAC resistor divider chain.





Fig. 6 DAC data and d.c. conversion characteristics.




Fig. 7 D/A conversion sequence.

**A/D conversion**

The A/D converter makes use of the successive approximation conversion technique. The on-chip D/A converter and a high gain comparator are used temporarily during an A/D conversion cycle.

An A/D conversion cycle is always started after sending a valid read mode address to a PCF8591 device. The A/D conversion cycle is triggered at the trailing edge of the acknowledge clock pulse and is executed while transmitting the result of the previous conversion (see Fig. 8).

Once a conversion cycle is triggered an input voltage sample of the selected channel is stored on the chip and is converted to the corresponding 8-bit binary code. Samples picked up from differential inputs are converted to an 8-bit two's complement code (see Fig. 9). The conversion result is stored in the ADC data register and awaits transmission. If the auto-increment flag is set the next channel is selected.

The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a power-on reset condition the first byte read is a hexadecimal 80. The protocol of an I<sup>2</sup>C bus read cycle is shown in Fig. 10.

The maximum A/D conversion rate is given by the actual speed of the I<sup>2</sup>C bus.




Fig. 8 A/D conversion sequence.




Fig. 9a A/D conversion characteristics of single-ended inputs.




Fig. 9b A/D conversion characteristics of differential inputs.

**Reference voltage**

For the D/A and A/D conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins  $V_{REF}$  and AGND). The AGND pin has to be connected to the system analogue ground and may have a d.c. off-set with reference to  $V_{SS}$ .

A low frequency may be applied to the  $V_{REF}$  and AGND pins. This allows the use of the D/A converter as a one-quadrant multiplier; see Application Information and Fig. 6.

The A/D converter may also be used as a one or two quadrant analogue divider. The analogue input voltage is divided by the reference voltage. The result is converted to a binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

**Oscillator**

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator the EXT pin has to be connected to  $V_{SS}$ . At the OSC pin the oscillator frequency is available.

If the EXT pin is connected to  $V_{DD}$  the oscillator output OSC is switched to a high impedance state allowing the user to feed an external clock signal to OSC.

**Bus protocol**

After a start condition a valid hardware address has to be sent to a PCF8591 device. The read/write bit defines the direction of the following single or multiple byte data transfer. For the format and the timing of the start condition (S), the stop condition (P) and the acknowledge bit (A) refer to the  $I^2C$  bus characteristics. In the write mode a data transfer is terminated by sending either a stop condition or the start condition of the next data transfer.




Fig. 10a Bus protocol for write mode, D/A conversion.




Fig. 10b Bus protocol for read mode, A/D conversion.

**CHARACTERICS OF THE I<sup>2</sup>C BUS**

The I<sup>2</sup>C bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

**Bit transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.




Fig. 11 Bit transfer.

**Start and stop conditions**

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).




Fig. 12 Definition of start and stop condition.

DEVELOPMENT DATA

**System configuration**

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".




Fig. 13 System configuration.

**Acknowledge.**

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




Fig. 14 Acknowledgement on the I<sup>2</sup>C bus.



**Timing specifications**

All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

parameter	symbol	min.	typ.	max.	unit
SCL clock frequency	$f_{SCL}$	—	—	100	kHz
Tolerable spike width on bus	$t_{SW}$	—	—	100	ns
Bus free time	$t_{BUF}$	4,0	—	—	$\mu s$
Start condition set-up time	$t_{SU}; STA$	4,0	—	—	$\mu s$
Start condition hold time	$t_{HD}; STA$	4,7	—	—	$\mu s$
SCL LOW time	$t_{LOW}$	4,7	—	—	$\mu s$
SCL HIGH time	$t_{HIGH}$	4,0	—	—	$\mu s$
SCL and SDA rise time	$t_R$	—	—	1,0	$\mu s$
SCL and SDA fall time	$t_F$	—	—	0,3	$\mu s$
Data set-up time	$t_{SU}; DAT$	250	—	—	ns
Data hold time	$t_{HD}; DAT$	0	—	—	ns
SCL LOW to data out valid	$t_{VD}; DAT$	—	—	3,4	$\mu s$
Stop condition set-up time	$t_{SU}; STO$	4,0	—	—	$\mu s$

DEVELOPMENT DATA




Fig. 15 I<sup>2</sup>C bus timing diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	$V_{DD}$		-0,5 to +8,0 V
Voltage on any pin	$V_I$		-0,5 to $V_{DD}$ +0,5 V
Input current d.c.	$I_I$	max.	10 mA
Output current d.c.	$I_O$	max.	20 mA
$V_{DD}$ or $V_{SS}$ current	$I_{DD}, I_{SS}$	max.	50 mA
Power dissipation per package	$P_{tot}$	max.	300 mW
Power dissipation per output	$P$	max.	100 mW
Storage temperature range	$T_{stg}$		-65 to +150 °C
Operating ambient temperature range	$T_{amb}$		-40 to +85 °C

**Note:**

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is advised to take handling precautions appropriate to handling MOS devices (see 'Handling MOS devices').

**CHARACTERISTICS**

$V_{DD} = 2,5 \text{ V to } 6 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ °C to } +85 \text{ °C}$  unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage	operating	$V_{DD}$	2,5	—	6,0	V
Supply current	standby $V_I = V_{SS}$ or $V_{DD}$ ; no load	$I_{DD0}$	—	1	15	$\mu\text{A}$
Supply current	operating; AOUT off; $f_{SCL} = 100 \text{ kHz}$	$I_{DD1}$	—	125	250	$\mu\text{A}$
Supply current	AOUT active; $f_{SCL} = 100 \text{ kHz}$	$I_{DD2}$	—	0,45	1,0	mA
Power-on reset level	note 1	$V_{POR}$	0,8	—	2,0	V
<b>Digital inputs/output</b>						
Input voltage	SCL, SDA, A0, A1, A2 LOW	$V_{IL}$	0	—	$0,3 \times V_{DD}$	V
Input voltage	HIGH	$V_{IH}$	$0,7 \times V_{DD}$	—	$V_{DD}$	V
Input current	leakage; $V_I = V_{SS}$ to $V_{DD}$	$I_I$	—	—	250	nA
Input capacitance		$C_I$	—	—	5	pF
SDA output current	leakage; HIGH at $V_{OH} = V_{DD}$	$I_{OH}$	—	—	250	nA
SDA output current	LOW at $V_{OL} = 0,4 \text{ V}$	$I_{OL}$	3,0	—	—	mA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Reference voltage inputs</b>						
Voltage range	$V_{REF}$ , AGND reference	$V_{REF}$	$V_{AGND}$	—	$V_{DD}$	V
Voltage range	analogue ground	$V_{AGND}$	$V_{SS}$	—	$V_{REF}$	V
Input current	leakage	$I_I$	—	—	250	nA
Input resistance	$V_{REF}$ to AGND	$R_{REF}$	—	100	—	$k\Omega$
<b>Oscillator</b>						
Input current	OSC, EXT leakage	$I_I$	—	—	250	nA
Oscillator frequency		$f_{OSC}$	0,75	—	1,25	MHz

**D/A CHARACTERISTICS**

$V_{DD} = 5,0\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $V_{REF} = 5,0\text{ V}$ ;  $V_{AGND} = 0\text{ V}$ ;  $R_{load} = 10\text{ k}\Omega$ ;  $C_{load} = 100\text{ pF}$ ;  
 $T_{amb} = -40\text{ }^\circ\text{C}$  to  $+85\text{ }^\circ\text{C}$  unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Analogue output</b>						
Output voltage range	no resistive load	$V_{OA}$	$V_{SS}$	—	$V_{DD}$	V
Output voltage range	$R_{load} = 10\text{ k}\Omega$	$V_{OA}$	$V_{SS}$	—	$0,9 \times V_{DD}$	V
Output current	leakage; AOUT disabled	$I_{LO}$	—	—	250	nA
<b>Accuracy</b>						
Offset error	$T_{amb} = 25\text{ }^\circ\text{C}$	$OS_e$	—	—	50	mV
Linearity error		$L_e$	—	—	$\pm 1,5$	LSB
Gain error	no resistive load	$G_e$	—	—	1	%
Settling time	to $\frac{1}{2}$ LSB full scale step	$t_{DAC}$	—	—	90	$\mu\text{s}$
Conversion rate		$f_{DAC}$	—	—	11,1	kHz
Supply noise rejection	at $f = 100\text{ Hz}$ ; $V_{DD} = 0,1\text{ V}_{pp}$	SNRR	—	40	—	dB


**A/D CHARACTERISTICS**

$V_{DD} = 5,0 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $V_{REF} = 5,0 \text{ V}$ ;  $V_{AGND} = 0 \text{ V}$ ;  $R_{source} = 10 \text{ k}\Omega$ ;  $T_{amb} = -40 \text{ }^\circ\text{C}$  to  $+85 \text{ }^\circ\text{C}$   
 unless otherwise specified


parameter	conditions	symbol	min.	typ.	max.	unit
<b>Analogue inputs</b>						
Input voltage range		$V_{IA}$	$V_{SS}$	—	$V_{DD}$	V
Input current	leakage	$I_{IA}$	—	—	100	nA
Input capacitance		$C_{IA}$	—	10	—	pF
Input capacitance	differential	$C_{ID}$	—	10	—	pF
Single-ended voltage	measuring range	$V_{IS}$	$V_{AGND}$	—	$V_{REF}$	V
Differential voltage	measuring range; $V_{FS} = V_{REF}$ $-V_{AGND}$	$V_{ID}$	$\frac{-V_{FS}}{2}$	—	$\frac{+V_{FS}}{2}$	V
<b>Accuracy</b>						
Offset error	$T_{amb} = 25 \text{ }^\circ\text{C}$	$OS_e$	—	—	20	mV
Linearity error		$L_e$	—	—	$\pm 1,5$	LSB
Gain error		$G_e$	—	—	1	%
Gain error	small-signal; $\Delta V_{IN} = 16 \text{ LSB}$	$GS_e$	—	—	5	%
Rejection ratio	common-mode	CMRR	—	60	—	dB
Supply noise rejection	at $f = 100 \text{ Hz}$ ; $V_{DDN} = 0,1 \times V_{PP}$	SNRR	—	40	—	dB
Conversion time		$t_{ADC}$	—	—	90	$\mu\text{s}$
Sampling/conversion rate		$f_{ADC}$	—	—	11,1	kHz

**Note**

1. The power on reset circuit resets the I<sup>2</sup>C bus logic when  $V_{DD}$  is less than  $V_{POR}$ .




(a) internal oscillator; T<sub>amb</sub> = + 27 °C.




(b) external oscillator.

Fig. 16 Operating supply current against supply voltage (analogue output disabled).

DEVELOPMENT DATA



(a) output impedance near negative power rail; T<sub>amb</sub> = + 27 °C.



(b) output impedance near positive power rail; T<sub>amb</sub> = + 27 °C.

Fig. 17 Output impedance of analogue output buffer (near power rails).

The x-axis represents the hex input-code equivalent of the output voltage.

## APPLICATION INFORMATION

Inputs must be connected to  $V_{SS}$  or  $V_{DD}$  when not in use. Analogue inputs may also be connected to AGND or  $V_{REF}$ .

In order to prevent excessive ground and supply noise and to minimize cross-talk of the digital to analogue signal paths the user has to design the printed-circuit board layout very carefully. Supply lines common to a PCF8591 device and noisy digital circuits and ground loops should be avoided. Decoupling capacitors ( $> 10 \mu\text{F}$ ) are recommended for power supply and reference voltage inputs.





Fig. 18 Application diagram.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

## 7-BIT ANALOGUE-TO-DIGITAL CONVERTER (ADC 7)

## GENERAL DESCRIPTION

The PNA7509 is a monolithic NMOS 7-bit analogue-to-digital converter (ADC) designed for video applications. The device converts the analogue input signal into 7-bit binary coded digital words at a sampling rate of 22 MHz.

The circuit comprises 129 comparators, a reference resistor chain, combining logic, transcoder stages, and TTL output buffers which are positive edge triggered and can be switched into 3-state mode. The digital output is selectable in two's complement or binary coding.

The use of separate outputs for overflow and underflow detection facilitates full-scale driving.

## Features

- 7-bit resolution
- No external sample and hold required
- High input impedance
- Binary or two's complement 3-state TTL outputs
- Overflow and underflow 3-state TTL outputs
- All outputs positive-edge triggered
- Standard 24-pin package

## Applications

- High-speed A/D conversion
- Video signal digitizing
- Radar pulse analysis
- Transient signal analysis
- High energy physics research

## QUICK REFERENCE DATA

Measured over full voltage and temperature range unless otherwise specified


parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pins 3, 12, 23)		V <sub>DD5</sub>	4,5	—	5,5	V
Supply voltage (pin 24)		V <sub>DD10</sub>	9,5	—	10,5	V
Supply current (pins 3, 12, 23)	note 1	I <sub>DD5</sub>	—	—	65	mA
Supply current (pin 24)	note 1	I <sub>DD10</sub>	—	—	13	mA
Reference current (pins 4, 20)		I <sub>ref</sub>	150	—	450	μA
Reference voltage LOW (pin 20)		V <sub>refL</sub>	2,4	2,5	2,6	V
Reference voltage HIGH (pin 4)		V <sub>refH</sub>	5,0	5,1	5,2	V
Non-linearity	f <sub>i</sub> = 1,1 kHz					
integral		INL	—	—	± ½	LSB
differential		DNL	—	—	± ½	LSB
−3 dB Bandwidth		B	11	—	—	MHz
Clock frequency (pin 14)		f <sub>CLK</sub>	1	—	22	MHz
Total power dissipation	note 1	P <sub>tot</sub>	—	—	500	mW

## Note to quick reference data

1. Measured under nominal conditions: V<sub>DD5</sub> = 5 V; V<sub>DD10</sub> = 10 V; T<sub>amb</sub> = 22 °C.

## PACKAGE OUTLINES

24-lead DIL; plastic (SOT101A).



**Note**

All three pins 3, 12 and 23 must be connected to positive supply voltage + 5 V.

Fig. 1 Block diagram.






Fig. 2 Pinning diagram.

## PINNING

1	$V_I$	analogue voltage input
2	AGND	analogue ground
3	$V_{DD5}$	positive supply voltage (+ 5 V)
4	$V_{refH}$	reference voltage HIGH
5	STC	select two's complement
6	OVFL	overflow
7	bit 6	most-significant bit (MSB)
8	bit 5	
9	bit 4	
10	bit 3	
11	bit 2	
12	$V_{DD5}$	positive supply voltage (+ 5 V)
13	DGND	digital ground
14	$f_{CLK}$	clock input
15	bit 1	
16	bit 0	least-significant bit (LSB)
17	UNFL	underflow
18	$\overline{CE1}$	chip enable input 1
19	$V_{BB}$	back bias output
20	$V_{refL}$	reference voltage LOW
21	CE 2	chip enable input 2
22	n.c.	not connected
23	$V_{DD5}$	positive supply voltage (+ 5 V)
24	$V_{DD10}$	positive supply voltage (+ 10 V)

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pins 3, 12, 23)	$V_{DD5}$	-0,5 to + 7 V
Supply voltage range (pin 24)	$V_{DD10}$	-0,5 to + 12 V
Input voltage range	$V_I$	-0,5 to + 7 V
Output current	$I_O$	5 mA
Total power dissipation	$P_{tot}$	1 W
Storage temperature range	$T_{stg}$	-65 to + 150 °C
Operating ambient temperature range	$T_{amb}$	0 to + 70 °C

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## CHARACTERISTICS

$V_{DD5} = V_3, 12, 23-13 = 4,5$  to  $5,5$  V;  $V_{DD10} = V_{24-2} = 9,5$  to  $10,5$  V;  $C_{BB} = 100$  nF;  
 $T_{amb} = 0$  to  $+70$  °C

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pins 3, 12, 23)	$V_{DD5}$	4,5	—	5,5	V
Supply voltage (pin 24)	$V_{DD10}$	9,5	—	10,5	V
Supply current (pins 3, 12, 23)	$I_{DD5}$	—	—	85	mA
Supply current (pin 24)	$I_{DD10}$	—	—	18	mA
<b>Reference voltages</b>					
Reference voltage LOW (pin 20)	$V_{refL}$	2,4	2,5	2,6	V
Reference voltage HIGH (pin 4)	$V_{refH}$	5,0	5,1	5,2	V
Reference current	$I_{ref}$	150	—	450	$\mu$ A
<b>Inputs</b>					
Clock input (pin 14)					
Input voltage LOW	$V_{IL}$	-0,3	—	0,8	V
Input voltage HIGH (note 1)	$V_{IH}$	3,0	—	$V_{DD5}$	V
Digital input levels (pins 5,18,21; note 2)					
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input voltage HIGH	$V_{IH}$	2,0	—	$V_{DD5}$	V
Input current					
at $V_5 = 0$ V; $V_{13} = \text{GND}$	-I <sub>5</sub>	15	—	70	$\mu$ A
at $V_{18} = 5$ V; $V_{13} = \text{GND}$	I <sub>18</sub>	15	—	70	$\mu$ A
at $V_{21} = 0$ V; $V_{13} = \text{GND}$	-I <sub>21</sub>	15	—	120	$\mu$ A
Input leakage current (except pins 5, 18 and 21)	$I_{LI}$	—	—	10	$\mu$ A
Analogue input levels (pin 1) at $V_{refL} = 2,5$ V; $V_{refH} = 5,1$ V					
Input voltage amplitude (peak-to-peak value)	$V_{l(p-p)}$	—	2,6	—	V
Input capacitance (note 3)	$C_{1-2}$	—	—	30	pF

## Notes to characteristics

- Maximum input voltage must not exceed 5,0 V.
- If pin 5 is LOW binary coding is selected.  
If pin 5 is HIGH two's complement is selected.  
If pin 5, 18 and 21 are open-circuit, pin 5, 21 are HIGH and pin 18 is LOW.  
For output coding see Table 1 and mode selection see Table 2.
- Tested on sample base.

parameter	symbol	min.	max.	unit
<b>Outputs</b>				
Digital voltage outputs (pins 6 to 11 and 15 to 17)				
Output voltage LOW at $I_O = 2 \text{ mA}$	$V_{OL}$	0	+0,4	V
Output voltage HIGH at $-I_O = 0,5 \text{ mA}$	$V_{OL}$	2,4	$V_{DD5}$	V

**Table 1** Output coding ( $V_{refL} = 2,50 \text{ V}$ ;  $V_{refH} = 5,08 \text{ V}$ )

step	$V_{1-2}$ (1)	UNFL	OVFL	binary bit 6 – bit 0	two's complement bit 6 – bit 0
underflow	< 2,51	1	0	0 0 0 0 0 0 0	1 0 0 0 0 0 0
0	2,51	0	0	0 0 0 0 0 0 0	1 0 0 0 0 0 0
1	2,53	0	0	0 0 0 0 0 0 1	1 0 0 0 0 0 1
.	.	.	.	.	.
.	.	.	.	.	.
.	.	.	.	.	.
126	5,03	0	0	1 1 1 1 1 1 0	0 1 1 1 1 1 0
127	5,05	0	0	1 1 1 1 1 1 1	0 1 1 1 1 1 1
overflow	$\geq 5,07$	0	1	1 1 1 1 1 1 1	0 1 1 1 1 1 1

DEVELOPMENT DATA

steps  
2-125

**Note to Table 1**

1. Approximate values.

**Table 2** Mode selection

$\overline{CE} 1$	CE 2	bit 0 to bit 6	UNFL, OVFL
X	0	HIGH impedance	HIGH impedance
0	1	active	active
1	1	HIGH impedance	active

**CHARACTERISTICS** (continued)


$V_{DD5} = V_3, 12, 23-13 = 4,5 \text{ V to } 5,5 \text{ V}$ ;  $V_{DD10} = V_{24-2} = 9,5 \text{ V to } 10,5 \text{ V}$ ;  $V_{refL} = 2,5 \text{ V}$ ;  
 $V_{refH} = 5,1 \text{ V}$ ;  $f_{CLK} = 22 \text{ MHz}$ ;  $C_{BB} = 100 \text{ nF}$ ;  $T_{amb} = 0 \text{ to } +70 \text{ }^\circ\text{C}$

parameter	symbol	min.	max.	unit
<b>Switching characteristics</b> (see also Fig. 3)				
Clock input (pin 14)				
Clock frequency	$f_{CLK}$	1	22	MHz
Clock cycle time LOW	$t_{LOW}$	20	—	ns
Clock cycle time HIGH	$t_{HIGH}$	20	—	ns
Input rise and fall times (pin 1)				
rise time	$t_r$	—	3	ns
fall time	$t_f$	—	3	ns
<b>Analogue input</b> (note 1)				
Bandwidth (−3 dB)	B	11	—	MHz
Differential gain (note 2)	dG	—	± 5	%
Differential phase (note 2)	$d_p$	—	± 2,5	deg
Non-harmonic noise		—	−36	dB
Peak error (non-harmonic noise)(note 3)		—	3	LSB
Harmonics (full scale)				
fundamental (note 3)	$f_0$	—	0	dB
r.m.s. (2nd + 3rd harmonic)	$f_{2,3}$	—	−28	dB
r.m.s. (4th + 5th + 6th + 7th harmonic)	$f_{4-7}$	—	−35	dB

parameter	symbol	min.	max.	unit
Digital outputs (notes 1 and 4)				
Output hold time	t <sub>HOLD</sub>	6	—	ns
Output delay time at C <sub>L</sub> = 15 pF	t <sub>d</sub>	—	38	ns
Output delay time at C <sub>L</sub> = 50 pF	t <sub>d</sub>	—	48	ns
3-state delay time	t <sub>dt</sub>	—	25	ns
Capacitive output load	COL	0	15	pF
Transfer function				
Non-linearity at f <sub>i</sub> = 1,1 kHz				
integral	INL	—	± ½	LSB
differential	DNL	—	± ½	LSB

#### Notes to timing characteristics

1. Clock input rise and fall times are at the maximum clock frequency (10% and 90% levels).
2. Low frequency sinewave (peak-to-peak value of the analogue input voltage at V<sub>I(p-p)</sub> = 1,8 V) combined with a sinewave voltage (V<sub>I(p-p)</sub> = 0,7 V) at f<sub>i</sub> = 5 MHz.
3. Analogue frequency f<sub>i(A)</sub> = 5 MHz  
Amplitude V<sub>i(A)</sub> = 2.42 V (peak-to-peak value).
4. The timing values of the digital outputs at pins 6 to 11 and 15 to 17 are measured with the clock input reference level at 1,5 V.



(1) There is a delay of 3 clock cycles between sampling of an analogue input signal and the corresponding digital output.

Fig. 3 Timing diagram.

**APPLICATION NOTE**

The minimum and maximum values provided in the data sheet are guaranteed over the whole voltage and temperature range. This note gives additional information to the data sheet where the typical values indicate the behaviour under nominal conditions;  $V_{DD5} = 5\text{ V}$ ,  $V_{DD10} = 10\text{ V}$ ,  $T_{amb} = 22\text{ }^{\circ}\text{C}$ .

parameter	symbol	typ.	unit
<b>Supply</b>			
Supply current (pins 3, 12, 23)	$I_{DD5}$	51	mA
Supply current (pin 24)	$I_{DD10}$	11	mA
Maximum clock frequency	$f_{CLK}$	25	MHz
Bandwidth ( $-3\text{ dB}$ )	B	20	MHz
Total power dissipation	$P_{tot}$	365	mW
Peak error (non-harmonic noise)		1,5	LSB
Suppression of harmonics sum of:			
$f_{2nd} + f_{3rd}$		31	dB
$f_{4th} + f_{5th} + f_{6th} + f_{7th}$		39	dB
Non-linearity			
integral	INL	$\pm 1/4$	LSB
differential	DNL	$\pm 1/3$	LSB
Differential gain	dG	$\pm 3$	%
Differential phase	dP	$\pm 1$	%
Large signal phase error	$P_e$	10	deg
Non-harmonic noise		40	dB

DEVELOPMENT DATA

Typical values are measured on sample base.

**Application recommendation**

Spikes at the 10 V supply input must be avoided (e. g. overshoots during switching).  
Even a spike duration of less than  $1\text{ }\mu\text{s}$  can destroy the device.

**APPLICATION NOTE** (continued)**Test philosophy**

Fig. 4 is a block diagram showing analogue-to-digital testing with a phase locked signal source. The signal generator provides a 5 MHz sinewave for the device under test (except for the linearity test). The 22 MHz clock input is provided by the clock generator. The phase relationship between signal and clock generator is shifted by 100 pico sec. each signal period to provide an effective clock rate of 10 GHz for analysis.

Most calculations are carried out in the spectral domain using Fast Fourier Transformation (FFT) and the inverse FFT to return to time domain.

The successive processing completes the specific measurement (Fig. 5, 6, 7 and 8).

The non-linearities of the converter, integral (INL) and differential (DNL), are measured using a low frequency ramp signal. Within a general uncertain range of conversion between two steps the output signal of the converter randomly switches.

After low-pass filtering the different step width is used for calculating the line of least squares to obtain integral non-linearity.

To calculate differential non-linearity a counter is used to count the frequency of each step. A histogram is calculated from the counter result to provide the basis for further computation (Fig. 7).





Fig. 4 Analogue-to-digital converter testing with locked signal source.




DEVELOPMENT DATA



7Z97664

Where: FFT = Fast Fourier Transformation.  
IFFT = Inverse Fast Fourier Transformation.


Fig. 5 Sinewave test; non-harmonic noise and peak error.



7Z97663

Fig. 6 Differential gain and phase.

APPLICATION NOTE (continued)



Where: INL = Integral Non-Linearity.  
 DNL = Differential Non-Linearity.

Fig. 7 Low frequency ramp test; linearity.




Fig. 8 Large signal phase error.

### 8-BIT MULTIPLYING DAC

#### GENERAL DESCRIPTION

The PNA7518 is a NMOS 8-bit multiplying digital-to-analogue converter (DAC) designed for video applications. The device converts a digital input signal into a voltage-equivalent analogue output at a sampling rate of 30 MHz.

The input signal is latched, then fed to a decoder which switches a transfer gate array (1 out of 256) to select the appropriate analogue signal from a resistor chain. Two external reference voltages supply the resistor chain. The multiplying capability is obtained by using the independent reference voltages.

The input latches are positive-edge triggered. The output impedance is approximately 0,5 k $\Omega$  depending on the applied digital code. An additional operational amplifier is required for the 75  $\Omega$  output impedance. Two's complement is selected when STC (pin 11) is HIGH or is not connected. STC inverts the most significant bit (MSB).

#### Features

- TTL input levels
- Positive-edge triggered
- Analogue voltage output at 30 MHz sampling rate
- Binary or two's complement input
- Output voltage accuracy to within  $\pm \frac{1}{2}$  of the input LSB
- Multiplying capability
- 12 MHz bandwidth
- 8-bit resolution

#### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		V <sub>DD</sub>	4,5	—	5,5	V
Supply current		I <sub>DD</sub>	—	—	80	mA
Reference voltage LOW		V <sub>refL</sub>	0	—	2,0	V
Reference voltage HIGH		V <sub>refH</sub>	0	—	2,0	V
Static non-linearity	note 1		—	—	$\pm 0,5$	LSB
Bandwidth at -3 dB	note 2	B	12	—	—	MHz
Clock frequency	T <sub>amb</sub> = 25 °C; V <sub>DD</sub> = 5 V	f <sub>CLK</sub>	10	—	30	MHz
Total power consumption		P	—	—	470	mW

For explanation of notes see "Notes to the characteristics".

#### Applications

- Video data conversion
- CRT displays
- Waveform/test signal generation
- Colour/black-and-white graphics

#### PACKAGE OUTLINE

16-lead DIL; plastic (SOT38D)




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

## PINNING

1	V <sub>AO</sub>	analogue output voltage
2	V <sub>refL</sub>	reference voltage LOW
3	bit 3	digital voltage inputs (V <sub>I</sub> )
4	bit 2	
5	bit 1	
6	bit 0	
7	V <sub>BB</sub>	back bias
8	GND	ground
9	V <sub>refH</sub>	reference voltage HIGH
10	f <sub>CLK</sub>	clock input
11	STC	select two's complement
12	bit 7	most-significant bit (MSB)
13	bit 6	digital voltage inputs (V <sub>I</sub> )
14	bit 5	
15	bit 4	
16	V <sub>DD</sub>	positive supply voltage

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V <sub>DD</sub>	-0,5	7,0	V
Input voltage B0 to B7 and STC	V <sub>I</sub>	-0,5	7,0	V
Output voltage	V <sub>AO</sub>	-0,5	7,0	V
Total power dissipation	P <sub>tot</sub>	—	800	mW
Storage temperature range	T <sub>stg</sub>	-65	+ 150	°C
Operating ambient temperature range	T <sub>amb</sub>	0	+ 70	°C
Temperature range with back bias	T <sub>BB</sub>	-10	+ 80	°C
Clock frequency	f <sub>CLK</sub>	10	—	kHz

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## CHARACTERISTICS

$V_{DD} = 4,5$  to  $5,5$  V;  $C_{BB} = 100$  nF;  $T_{amb} = 0$  to  $+70$  °C; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage		$V_{DD}$	4,5	—	5,5	V
Supply current		$I_{DD}$	—	—	80	mA
<b>Inputs B0 to B7, CLK, and STC</b>						
Input voltage LOW		$V_{IL}$	0	—	0,8	V
Input voltage HIGH		$V_{IH}$	2	—	$V_{DD}$	V
Input leakage current (except STC)		$I_{LI}$	—	—	10	$\mu$ A
STC input current		$I_I$	—	—	100	$\mu$ A
<b>Reference voltages</b>						
Reference voltage LOW		$V_{refL}$	0	—	2	V
Reference voltage HIGH		$V_{refH}$	0	—	2	V
Reference ladder between $V_{refL}$ and $V_{refH}$		$R_{ref}$	150	—	300	$\Omega$
<b>Linearity</b>						
Static non-linearity	note 1		—	—	$\pm 0,5$	LSB
<b>Clock input</b>						
Clock frequency	$T_{amb} = 25$ °C; $V_{DD} = 5$ V	$f_{CLK}$	10	—	30	MHz
<b>Bandwidth</b>						
Bandwidth at $-3$ dB	note 2	B	12	—	—	MHz

## Notes to the characteristics

1. Measured at  $R_{AO} = 200$  k $\Omega$ ;  $V_{refL} = 0$  V;  $V_{refH} = 2$  V and  $f_{CLK} = 28$  MHz.
2. Measured at  $V_{DD} = 5$  V;  $T_{amb} = 25$  °C;  $V_{refL} = 0$  V;  $V_{refH} = 2$  V;  $f_{CLK} = 30$  MHz; duty cycle = 0,5; rise and fall time = 3 ns and a 6 pF load at the analogue output. The analogue output signal is scanned by an external sample and hold circuit.

**APPLICATION INFORMATION**

This section provides additional information to the characteristics. The values are measured on a sampling basis.

**Table 1** Application characteristics

parameter	symbol	typ.	unit
Supply current	$I_{DD}$	50	mA
Power consumption	$P$	270	mW
Minimum clock frequency	$f_{CLK}$	10	kHz
Maximum clock frequency	$f_{CLK}$	45	MHz
Static non-linearity		$\pm 0,25$	LSB
Reference ladder	$R_{ref}$	210	$\Omega$
Bandwidth	$B$	15	MHz
Set-up time	$t_{SU}$	3	ns
Input hold time	$t_{HD}$	4	ns
Propagation delay	$t_{PD}$	$1 \times t_{CLK} + 30$	ns

DEVELOPMENT DATA

Where:

$V_{DD} = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ;  $V_{refL} = 0\text{ V}$ ;  $V_{refH} = 2,0\text{ V}$ .




Fig. 3 Switching characteristics.





## UNIVERSAL SYNC GENERATOR

### GENERAL DESCRIPTION

The SAA1043 generates the synchronizing waveforms required in all types of video source equipment (video cameras, film-scanners, video games, computer displays and similar applications). The device is programmable to suit standards SECAM1, SECAM2, PAL/CCIR, NTSC1, NTSC2 and PAL-M; the video game 624 and 524-line standards; and can be synchronized to an external sync signal. Inputs and outputs are CMOS compatible.

### Features

- Programmable to eight standards
- Horizontal frequency manipulation for application in non-standard systems
- Oscillator functions with LC or crystal elements
- Additional outputs to simplify camera signal processing
- Can be synchronized to an external sync signal
- Vertical reset for fast vertical lock
- Subcarrier lock in combination with subcarrier coupler SAA1044
- Very low power consumption

### QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage range (pin 28)	$V_{DD}$	5.7	—	7.5	V
Supply current range (quiescent)	$I_{DD}$	—	—	10	$\mu A$
Oscillator frequency	$f_{OSC}$	—	—	5.1	MHz
Operating ambient temperature range	$T_{amb}$	-25	—	+70	$^{\circ}C$

### PACKAGE OUTLINES

SAA1043 : 28-lead DIL; plastic (SOT117).

SAA1043T: 28-lead mini-pack; plastic (SO28; SOT136A).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

1	BC	burst flag/chrominance blanking (SECAM) output
2	FH2	PAL identification output
3	SI	set identification input (SECAM, PAL, PAL-M)
4	FH3	400 Hz (PAL); 360 HZ (NTSC, PAL-M) and $f_H/3$ (SECAM)
5	X	standard programming input
6	Y	standard programming input
7	FD	standard programming input
8	FH80	$80 \times f_H$ output (1.25 MHz)
9	VCR	VCR standard input
10	OSCO	oscillator output
11	OSCI	oscillator input
12	PH	phase detector output
13	NS	no-sync detector output
14	VSS	negative supply voltage (ground)
15	ECS	external composite sync input
16	RI	vertical identification output
17	WMP	white measurement pulse output
18	RR	vertical reset input
19	V1	vertical drive output
20	V2	vertical drive output
21	CLP	clamp pulse output
22	DL	$2 \times f_H$ input/output
23	H1	horizontal drive output
24	H2	horizontal drive output
25	CB	composite blanking output
26	CS	composite sync output
27	ID	SECAM identification output
28	VDD	positive supply voltage

## FUNCTIONAL DESCRIPTION

## Sync pulse generation

Programming of operating standard

The standard required for operation is programmed using the inputs X, Y and FD as shown in Table 1. The FD input selects 525 or 625-line working of the vertical counter (524 or 624-lines for video game standards) and also influences the choice of oscillator frequency as shown in Table 2.

Table 1 Programming of operating standard

standard	FD	X	Y
SECAM 1	0	0	0
SECAM 2	0	0	1
624	0	1	0
PAL/CCIR	0	1	1
NTSC 1	1	0	0
NTSC 2	1	0	1
524	1	1	0
PAL-M	1	1	1


positive logic: 1 = HIGH; 0 = LOW

## Oscillator

The built-in oscillator of the SAA1043 functions with an external LC-circuit (Fig. 3) or with a crystal of the parallel resonance type (Fig. 4). For operation in the VCR mode the LC oscillator circuit is recommended. The frequencies required for the operating standards are shown in Table 2.


Table 2 Oscillator input frequencies

operating standard	osc. frequency ( $f_{OSCI}$ ) MHz	vertical divider (FD)	vertical frequency ( $f_V$ ) Hz	horizontal frequency ( $f_H$ ) Hz
PAL, SECAM, 624	5.0	0	50	15625
NTSC, PAL-M, 524	5.034964	1	59.94	15734.26
PAL, SECAM, 624	2.5	H2 (pin 24)	50	15625
NTSC, PAL-M, 524	2.51782	H1 (pin 23)	59.94	15734.26



(1) Component values can be calculated from the formula  $f_{OSCI} = 1/2\pi\sqrt{LC_V}$  where  $C_V = C/2 + C_p$  and  $C_p$  = parasitic capacitance of typically 5 pF.

Fig. 3 LC oscillator circuit.



(1) Catalogue number of crystal: 8222 298 40760.

(2) All inputs not shown are at  $V_{SS}$ .

Fig. 4 Crystal oscillator circuit showing test set-up for oscillator frequency measurement.

**Synchronization to an external sync signal**

Use is made of the phase comparator output PH to lock the internally generated sync pulses to an external sync signal. Reset pulses derived at each falling edge of the external sync signal (ECS) reset the the sync counter which is clocked at the internal horizontal frequency by the horizontal counter. At each horizontal scan period the sync counter opens the sync pulse gate and allows the ECS to be applied to the phase comparator where it is compared with the phase of the internally generated horizontal sync pulse. When the two signals are in phase the output PH is in a high impedance state. When a phase difference exists PH is pulled towards  $V_{DD}$  or  $V_{SS}$  depending on the direction of the error (Fig. 5). The phase-analogue voltage on PH is used to correct the frequency at OSCI via a voltage-controlled oscillator and null the phase error between internal and external signals. Pulses occurring on the ECS outside of the sync pulse gating time (serration and equalization pulses) do not effect the phase comparator.




Fig. 5 Phase comparator characteristic.

**FUNCTIONAL DESCRIPTION** (continued)**Synchronization to an external sync signal** (continued)

The circuit will lock to standard and non-standard sync signals. With standard signals the resetting of the sync counter is permitted after 3/4 of the horizontal scan period and if one reset pulse is missed the next pulse will reset the counter. With non-standard signals a narrow reset window is imposed to avoid disturbances which would otherwise be visible on the screen during vertical blanking time. The width of this window is  $64 - 15.2 < \text{reset time} < 64 + 15.2 \mu\text{s}$ . If a reset pulse does not occur within this window the same window timing is specified for the next horizontal scan.

A no-sync signal is generated by the sync pulse gate if the sync counter is not reset from the ECS. The no-sync signal (NS) occurs  $6.4 \mu\text{s}$  after the time of the missing reset pulse.

Detection of the vertical sync in the ECS is performed using a double sampling method which minimizes detection failures. Vertical lock is performed by comparing the internal vertical sync with a pulse derived from the ECS and using the result to modify the period of the vertical counter. This is achieved by manipulating the DL ( $2 \times f_H$ ) input to the vertical counter via the addition/subtraction logic. The DL pulses are added or suppressed to bring the circuit into lock in the shortest possible time; the direction taken is determined by a logic decision based on the half picture in which the ECS derived pulse occurred.

*Vertical reset input (RR)*

The RR is used when external synchronization runs on separate vertical (V) and horizontal (H) pulses instead of composite sync (CS) pulses.

- RR = LOW : no external sync or external CS to ECS input
- RR = V-pulses: external sync with H and V requires H-pulses to ECS input  
duration of H-pulse  $< 5 \mu\text{s}$   
duration of V-pulse  $1 \mu\text{s} < t_V < 3 \mu\text{s}$

*VCR standard input (VCR)*

The VCR input sets the synchronization standard for VCRs.

- VCR = HIGH: normal mode

Then the ECS input expects a  $64 \mu\text{s} \pm 16 \mu\text{s}$  H-part of the CS pulse.

If the pulse fits inside the window, the SAA 1043 will continue to take synchronizing pulses only inside the window.

If the pulse does not occur inside the window, the synchronizing circuit will take off the window and accept pulses at any time.


- VCR = LOW: VCR mode

The window  $\pm 16 \mu\text{s}$  is always applied.

If the colour burst is not present in the correct position, or FH2 is not in phase with the incoming signal, the set identification input (SI) must be set to logic HIGH on line 2 for the duration of 1 line.

**Use in non-standard systems**

For systems requiring a non-standard horizontal frequency the number of horizontal scans per picture can be manipulated using the open drain input/output DL. The addition or suppression of pulses during the high ohmic period of DL modifies the vertical counter value. The suppression of two DL pulses per half picture will give one extra horizontal scan and the addition of two DL pulses will remove one horizontal scan from the half picture (see Fig. 6).



- (1) Normal waveform at DL;  $f_{DL} = 2 \times f_H$ .
- (2) Waveform at DL with two pulses suppressed increases the number of horizontal scans per half picture by 1.
- (3) Waveform at DL with two additional pulses decreases the number of horizontal scans per half picture by 1.

Fig. 6 Manipulation of the horizontal frequency for non-standard systems.

**Output waveforms**

The output waveforms for the different modes of operation are shown in Figs 7 and 8.





Fig. 7 Typical output waveforms for PAL/CCIR and SECAM. In the 624-line mode the output waveforms are identical to the 1st half picture of PAL/CCIR and are not interlaced (0.5 H subtracted from the waveform timing).



- (1)  $H = 1$  horizontal scan.
- (2) NTSC mode reset; the 4th half picture is identical to the 2nd half picture for NTSC.

Fig. 8 Typical output waveforms for NTSC and PAL-M. In the 524-line mode the output waveforms are identical to the 1st half picture of NTSC and are not interlaced (0.5 H subtracted from the waveform timing).



**WAVEFORM TIMING** (Table 3, Figs 9 and 10)

The waveform timing depends on the frequency of the oscillator input ( $f_{OSCI}$ ). This is shown in Table 3 as the number (n) of oscillations at OSCI. The timings given are derived from  $n \times t_{OSCI} \pm 100$  ns. One horizontal scan (H) =  $320 \times t_{OSCI} = 1/f_H$ . Note that the number of horizontal scans per half picture can be modified for non-standard systems using input/output DL as shown in Fig. 6.

**Table 3** Waveform timing

parameter	symbol	PAL	NTSC	PAL-M	SECAM	unit	n
<b>CS</b>							
Horizontal sync pulse width	tWSC1	4.8	4.77	4.77	4.8	$\mu s$	24
Equalizing pulse width	tWSC2	2.4	2.38	2.38	2.4	$\mu s$	8
Serration pulse width	tWSC3	4.8	4.77	4.77	4.8	$\mu s$	24
Duration of pre-equalizing pulses		2.5	3	3	2.5	H	
Duration of post-equalizing pulses		2.5	3	3	2.5	H	
Duration of serration pulses		2.5	3	3.5	2.5	H	
<b>CB</b>							
Horizontal blanking pulse width							
PAL/SECAM/PAL-M	tWCB	12	—	11.12	12	$\mu s$	60
NTSC 1	tWCB	—	11.12	—	—	$\mu s$	56
NTSC 2	tWCB	—	10.53*	—	—	$\mu s$	53
Front porch	tPCBCS	1.6	1.59	1.59	1.6	$\mu s$	8
Duration of vertical blanking							
PAL/SECAM/PAL-M		25H+tWCB	—	21H+tWCB	25H+tWCB		
NTSC 1		—	21H+tWCB	—	—		
NTSC 2		—	19H+tWCB	—	—		
<b>BC (PAL)</b>							
Burst key pulse width	tWBC	2.4	2.38	2.38	—	$\mu s$	12
Sync to burst delay	tPCSBC	5.6	5.56	5.76	—	$\mu s$	28
Burst suppression		9	9	11	—	H	
Position of burst suppression:							
1st half picture		H623 to H6	H523 to H6	H523 to H8	—		
2nd half picture		H310 to H318	H261 to H269	H260 to H270	—		
3rd half picture		H622 to H5	H523 to H6	H522 to H7	—		
4th half picture		H311 to H319	H261 to H269	H259 to H269	—		


parameter	symbol	PAL	NTSC	PAL-M	SECAM	unit	n
<b>BC (SECAM)</b>							
Chrominance pulse width	t <sub>WBC</sub>	—	—	—	7.2	μs	36
Chrominance to sync delay	t <sub>PBCCS</sub>	—	—	—	1.6	μs	8
Duration of vertical blanking: SECAM 1	1st half picture : 25H + t <sub>WBC</sub> except H320 to H328 2nd half picture: 24.5H + t <sub>WBC</sub> except H7 to H15						
SECAM 2	1st half picture : 25H + t <sub>WBC</sub> 2nd half picture: 24.5H + t <sub>WBC</sub>						
<b>CLP</b>							
Clamp pulse width	t <sub>WCPLP</sub>	2.4	2.38	2.38	2.4	μs	12
Sync to clamp delay	t <sub>PCSCLP</sub>	2.4	2.38	2.38	2.4	μs	12
<b>DL</b>							
Frequency	f <sub>DL</sub>	2 × f <sub>H</sub>	2 × f <sub>H</sub>	2 × f <sub>H</sub>	2 × f <sub>H</sub>		
Pulse width	t <sub>WDL</sub>	9.6	9.53	9.53	9.6	μs	48
DL to sync delay	t <sub>PCLCS</sub>	5.6	5.56	5.56	5.6	μs	28
<b>FH80</b>							
Frequency	f <sub>FH80</sub>	80 × f <sub>H</sub>	80 × f <sub>H</sub>	80 × f <sub>H</sub>	80 × f <sub>H</sub>		
Sync to FH80 delay		0.2	0.2	0.2	0.2	μs	1
<b>H1, H2</b>							
H1 pulse width	t <sub>WH1</sub>	7.2	7.15	7.15	7.2	μs	36
H2 pulse width	t <sub>WH2</sub>	7.2	7.15	7.15	7.2	μs	36
H1 to sync delay	t <sub>PH1CS</sub>	0.8	0.79	0.79	0.8	μs	4
Sync to H2 delay	t <sub>PCSH2</sub>	0.8	0.79	0.79	0.8	μs	4
Repetition period		64	63.56	63.56	64	μs	
<b>V1, V2</b>							
V1 duration		10	6	6	10	H	
V2 duration		7.5	9	9	7.5	H	
V1 to sync delay	t <sub>PV1CS</sub>	1.6	1.59	1.59	1.6	μs	8
Sync to V2 delay	t <sub>PV2CS</sub>	1.6	1.59	1.59	1.6	μs	8
<b>FH2</b>							
Frequency	f <sub>FH2</sub>	f <sub>H</sub> /2	f <sub>H</sub> /2	f <sub>H</sub> /2	f <sub>H</sub> /2		
Sync to FH2 delay		0	0	0	0	μs	
<b>FH3</b>							
Frequency	f <sub>FH3</sub>	400	360	360	f <sub>H</sub> /3		
Sync to FH3 delay		—	—	—	0	μs	

**WAVEFORM TIMING** (continued)

**Table 3** (continued)

parameter	symbol	PAL	NTSC	PAL-M	SECAM	unit	n
<b>WMP</b>							
WMP pulse width		2.4	2.38	2.38	2.4	$\mu\text{s}$	12
Sync to WMP delay		34.4	34.16	34.16	34.4	$\mu\text{s}$	172
Duration of WMP		10	9	9	10	H	
Position of WMP							
1st half picture:		H163 to H173	H134 to H143	H134 to H143	H163 to H173		
2nd half picture:		H475 to H485	H396 to H405	H396 to H405	H475 to H485		
<b>RI</b>							
Frequency		$f_V/2$	$f_V/2$	$f_V/2$	$10f_H$		
Position of edges		H6 and H318	H7 and H269	H7 and H269	—		
<b>ID</b>							
ID pulse width	$t_{WID}$	12.0	11.12	11.12	12.0	$\mu\text{s}$	60
ID to sync delay	$t_{PIDCS}$	1.6	1.59	1.59	1.6	$\mu\text{s}$	8
Position of ID							
1st half picture:		H7 to H15	H8 to H22	H8 to H22	H7 to H15		
2nd half picture:		H320 to H328	H271 to H285	H271 to H285	H320 to H328		

\* Horizontal blanking pulse width for NTSC 2 can be 11.12  $\mu\text{s}$  maximum.



7287658.1

Fig. 9 Waveform timings; PAL/CCIR; SECAM; 624-line modes.

WAVEFORM TIMING (continued)




Fig. 10 Waveform timings: NTSC; PAL-M; 524-line modes.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range with respect to $V_{SS}$	$V_{DD}$	-0.5	+ 15	V
Input voltage range	$V_I$	-0.5	$V_{DD} + 0.5^*$	V
Input current	$\pm I_I$	-	10	mA
Output voltage range	$V_O$	-0.5	$V_{DD} + 0.5^*$	V
Output current	$\pm I_O$	-	10	mA
Total power dissipation per package	$P_{tot}$	-	200	mW
Power dissipation per output	$P_O$	-	100	mW
Operating ambient temperature range	$T_{amb}$	-25	+ 70	°C
Storage temperature range	$T_{stg}$	-55	+ 150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

\*  $V_{DD} + 0.5$  V not to exceed 15 V.

**CHARACTERISTICS**
 $V_{DD} = 5.7$  to  $7.5$  V;  $V_{SS} = 0$  V;  $T_{amb} = -25$  to  $+70$  °C unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage	$V_{DD}$	5.7	—	7.5	V
Supply current (quiescent) at $I_O = 0$ mA at all outputs; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$I_{DD}$	—	—	10	$\mu$ A
<b>Inputs</b>					
Input voltage HIGH	$V_{IH}$	$0.7V_{DD}$	—	$V_{DD}$	V
Input voltage LOW	$V_{IL}$	0	—	$0.3V_{DD}$	V
Input leakage current at $V_I = 7.5$ V; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$I_{LI}$	—	—	1	$\mu$ A
Input leakage current at $V_I = 0$ V; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$-I_{LI}$	—	—	1	$\mu$ A
<b>Outputs (except PH and OSC0)</b>					
Output voltage HIGH at $-I_{OH} = 0.5$ mA	$V_{OH}$	$V_{DD} - 0.5$	—	—	V
Output voltage LOW at $I_{OL} = 0.5$ mA	$V_{OL}$	—	—	0.4	V
<b>Output PH</b>					
Output voltage HIGH at $-I_{OH} = 0.9$ mA	$V_{OH}$	$V_{DD} - 0.5$	—	—	V
Output voltage LOW at $I_{OL} = 1.0$ mA	$V_{OL}$	—	—	0.4	V
Output leakage current at $V_O = 7.5$ V; $V_{DD} = 7.5$ V	$I_{LO}$	—	—	5	$\mu$ A
Output leakage current at $V_O = 7.5$ V; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$I_{LO}$	—	—	1	$\mu$ A
Output leakage current at $V_O = 0$ V; $V_{DD} = 7.5$ V	$-I_{LO}$	—	—	5	$\mu$ A
Output leakage current at $V_O = 0$ V; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$-I_{LO}$	—	—	1	$\mu$ A
<b>Output OSC0</b>					
Output voltage HIGH at $V_{OSCI} = 0$ V; $-I_{OH} = 0.9$ mA	$V_{OH}$	$V_{DD} - 0.5$	—	—	V
Output voltage LOW at $V_{OSCI} = V_{DD}$ ; $I_{OL} = 1.0$ mA	$V_{OL}$	—	—	0.4	V

parameter	symbol	min.	typ.	max.	unit
<b>Input/output DL (open drain)*</b>					
Output voltage LOW at $I_{OL} = 1.0 \text{ mA}$	$V_{OL}$	—	—	0.4	V
Output leakage current at $V_O = 7.5 \text{ V}; V_{DD} = 7.5 \text{ V}$	$I_{LO}$	—	—	5	$\mu\text{A}$
Output leakage current at $V_O = 7.5 \text{ V}; V_{DD} = 7.5 \text{ V};$ $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{LO}$	—	—	1	$\mu\text{A}$
Load resistance (Fig. 4) at $V_{DD} = 5.7 \text{ V}$	$R_L$	1.4	—	—	$\text{k}\Omega$
at $V_{DD} = 7.5 \text{ V}$	$R_L$	0.82	—	—	$\text{k}\Omega$
Time constant (Fig. 4) at $V_{DD} = 5.7 \text{ V}$	$R_L C_L$	—	—	19	ns
at $V_{DD} = 7.5 \text{ V}$	$R_L C_L$	—	—	13	ns
<b>Oscillator frequency (Fig. 4)</b>					
Maximum oscillator frequency at $V_{DD} = 5.7 \text{ V}$	$f_{OSC}$	5.1	—	—	MHz

\* An external pull-up resistor (3.9 k $\Omega$ ) must be connected between DL and V<sub>DD</sub>. The time constant  $R_L C_L$  must not exceed the values given.

**APPLICATION INFORMATION**




Fig. 11 Synchronizing circuit using passive filter network.



## SUBCARRIER COUPLER

### GENERAL DESCRIPTION

The SAA1044 maintains the correct relationship between subcarrier and horizontal scan frequencies when an exact coupling is required. It is for use in combination with sync generator SAA1043 for application in colour video sources (cameras, film-scanners and similar equipments).

### Features

- Provides exact relationship between subcarrier and horizontal scan frequencies
- Accommodates all standard frequencies
- Facilitates GENLOCK (general locking) applications




Fig.1 Block diagram.

### PACKAGE OUTLINES

SAA1044: 16-lead DIL; plastic (SOT38).

SAA1044T: 16-lead mini-pack; plastic (SO16L; SOT162A).




Fig. 2 Pinning diagram.

**PINNING**

- 1 SECI SECAM oscillator input ( $272f_H$ )
- 2 SECO SECAM oscillator output ( $272f_H$ )
- 3 SEO inverted SECAM oscillator output
- 4 RS reference subfrequency
- 5 SO inverted subcarrier oscillator output
- 6 SUBO subcarrier oscillator output
- 7 SUBI subcarrier oscillator input
- 8  $V_{SS}$  negative supply voltage (ground)
- 9 PH1 phase comparator 1 output ( $FH80/SUBI$ )
- 10 FH80 1.25 MHz input (from SAA1043)
- 11 FD standard programming input
- 12 PH3 phase comparator 3 output ( $RS/SUBI$ )
- 13 X standard programming input
- 14 FH3 standard programming input (from SAA1043)
- 15 PH2 phase comparator 2 output ( $SECI/FH80$ )
- 16  $V_{DD}$  positive supply voltage

**FUNCTIONAL DESCRIPTION**

**Programming of operating standard**

The standard required for operation is programmed using the inputs FD, X and FH3 as shown in Table 1.

**Table 1** Programming of operating standard

standard	FD	X	FH3	relationship of subcarrier frequency ( $f_S$ ) to horizontal scan frequency ( $f_H$ )
PAL	0	1	400 Hz	$f_S = 283.7516f_H$
SECAM	0	0	don't care	$f_S = 282f_H$
PAL-N	1	1	400 Hz	$f_S = 229.2516f_H$
PAL-M	1	0	1	$f_S = 227.25f_H$
NTSC	1	0	0	$f_S = 227.5f_H$

Positive logic: 1 = HIGH; 0 = LOW

### Subcarrier/horizontal scan frequency relationship

The input FH80 from SAA1043 is the reference for horizontal scan frequency ( $f_H$ ). This frequency is reduced by a factor determined by the selected operating standard to give a value of  $8f_H$  (PAL, SECAM) or  $10f_H$  (PAL-N, PAL-M, NTSC) to phase comparator 1. The subcarrier frequency ( $f_S$ ) is manipulated to provide a comparable value at the second input to the phase comparator. When the frequencies of the two inputs to phase comparator 1 are equal, the relationship between  $f_H$  and  $f_S$  is as shown in Table 1.

Phase comparator 1 functions with an exclusive-OR phase detector circuit and provides an output which may be used to control a voltage-controlled oscillator (VCO) via a low-pass filter. The VCO reference can be the subcarrier or the horizontal scan frequency and the filter can be active or passive, depending on application.

A second subcarrier oscillator circuit is provided for SECAM operation. The operating frequency of this is centred on  $272f_H$  to give, when  $f_S = 282f_H$ , comparable values of  $5f_H$  at the two inputs to phase comparator 2. A second VCO loop can be used to control the SECAM oscillator frequency.

The high degrees of accuracy and stability required for GENLOCK applications are met by phase comparator 3. This compares the internal subcarrier and external reference frequencies. To adjust the phase over  $2\pi$ , this comparator has a linear characteristic over  $4\pi$ . The output signal PH3 has a period time of  $f_S/4$  and a duty factor of between 12.5% and 62.5% giving a sensitivity of 240 mV/rad. Errors due to temperature variation are minimized by symmetrical circuit and chip design.

### RATINGS

parameter	symbol	min.	max.	unit
Supply voltage range with respect to $V_{SS}$	$V_{DD}$	-0.5	+ 15	V
Input voltage range	$V_I$	-0.5	$V_{DD} + 0.5^*$	V
Input current	$\pm I_I$	-	10	mA
Output voltage range	$V_O$	-0.5	$V_{DD} + 0.5^*$	V
Output current	$\pm I_O$	-	10	mA
Total power dissipation per package	$P_{tot}$	-	200	mW
Power dissipation per output	$P_O$	-	100	mW
Operating ambient temperature range	$T_{amb}$	-25	+ 70	$^{\circ}C$
Storage temperature range	$T_{stg}$	-55	+ 150	$^{\circ}C$


### HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

\*  $V_{DD} + 0.5$  V not to exceed 15 V.

**CHARACTERISTICS**
 $V_{DD} = 5.7$  to  $7.5$  V;  $V_{SS} = 0$  V;  $T_{amb} = -25$  to  $+70$  °C unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage	$V_{DD}$	5.7	—	7.5	V
Supply current (quiescent) at $I_O = 0$ mA at all outputs; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$I_{DD}$	—	—	10	$\mu$ A
<b>Inputs</b>					
Input voltage HIGH	$V_{IH}$	$0.7V_{DD}$	—	$V_{DD}$	V
Input voltage LOW	$V_{IL}$	0	—	$0.3V_{DD}$	V
Input leakage current at $V_I = 7.5$ V; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$I_{LI}$	—	—	1	$\mu$ A
Input leakage current at $V_I = 0$ V; $V_{DD} = 7.5$ V; $T_{amb} = 25$ °C	$-I_{LI}$	—	—	1	$\mu$ A
<b>Outputs (except SECO and SUBO)</b>					
Output voltage HIGH at $-I_{OH} = 0.5$ mA	$V_{OH}$	$V_{DD} - 0.5$	—	—	V
Output voltage LOW at $I_{OL} = 0.5$ mA	$V_{OL}$	—	—	0.4	V
<b>Outputs SECO and SUBO</b>					
Output voltage HIGH at $-I_{OH} = 0.9$ mA	$V_{OH}$	$V_{DD} - 0.5$	—	—	V
Output voltage LOW at $I_{OL} = 1.0$ mA	$V_{OL}$	—	—	0.4	V
<b>Oscillator frequency (Fig.3)</b>					
Maximum oscillator frequency at $V_{DD} = 5.7$ V					
pin 1	$f_{SECI}$	5.1	—	—	MHz
pin 7	$f_{SUBI}$	5.1	—	—	MHz




(1) Catalogue number of crystal: 4322 143 04040.

(2) Inputs not shown are don't care.


Fig.3 Test set-up for oscillator frequency measurement.

APPLICATION INFORMATION



(1) Catalogue number of crystal: 4322 143 04040.

Fig.4 Subcarrier coupling for PAL application; external synchronization is selected with switch in EXT condition.




(1) Catalogue number of crystal: 4322 143 04040.

Fig.5 Subcarrier coupling for PAL GENLOCK application.





## LED DISPLAY/INTERFACE CIRCUIT



7278907.1

**Features**

Fig. 1 Block diagram.

- Driving 7, 14, 16-segment displays.
- Driving linear displays, bar graph displays for analogue functions.
- Serial to parallel decoder.
- Bus control for the selection of 18-bit words.
- 2 x 16-bit latch.
- Duplex operation for two modes of output: static (16 bit) or dynamic (2 x 16 bit).
- Data transfer control.
- 2 outputs for higher output current (80 mA).

**QUICK REFERENCE DATA**

Supply voltage range	$V_{CC}$	4 to 6 V
Operating ambient temperature range	$T_{amb}$	-20 to +80 °C
Maximum input frequency	$f_I$	typ. 50 kHz
Supply current	$I_{CC}$	typ. 60 mA
Output current	$I_Q$	< 40 mA
Output current ( $Q_8$ and $Q_{16}$ only)	$I_Q$	< 80 mA

**PACKAGE OUTLINE**

24-lead DIL; plastic (SOT101A).

## GENERAL DESCRIPTION

The integrated circuit SAA1060 is primarily designed to drive the display unit of a digital tuning system. It can also be used as a 16-bit serial to parallel decoder. Since the device has no decoder (this is handled by a microcomputer), it has many applications:

- driving 7-segment displays
- driving 14-segment displays
- driving linear displays, e.g. pointer, bar graph
- static output of switch-functions
- digital to analogue converter, with external R-2R network
- extension of the number of outputs for microprocessors or microcomputers.

Data transmission is initiated by means of a burst of clock pulses (CLB), a data line enable signal (DLEN) and the data signal (DATA). The bus control circuit distinguishes between interference and valid data by checking word length (17 bits) and the leading zero. This allows different bus information to be supplied on the same bus lines for other circuits (e.g. SAA1056 with 16 bits).

The last bit (bit 17) of the data word contains the information which of the two internal latches will be loaded. The input LOEX determines if the latched data of selected latches is presented directly to the outputs, or synchronized with the data select signal DUP.

The output stages are n-p-n transistors with open collectors. The current capability is designed for the requirements of duplex operation. Two of the outputs ( $Q_8$  and  $Q_{16}$ ) are arranged for double current, so that 2 x 2 segments can be connected in parallel.

## OPERATION DESCRIPTION

### Data inputs (DLEN, DATA)

The SAA1060 processes serially the 18-bit data words synchronized with the clock burst (CLB) and applied to the data input DATA. A command will be accepted only when the data line enable input (DLEN) is HIGH (see Fig. 3).




Fig. 2 Organization of a data word.

Condition for 17th bit:

0 = load data latch B

1 = load data latch A

The loading of the accepted information in one of the data latches is done by the 19th clock pulse, when DLEN is LOW.




Fig. 3 Pulse diagram of the 16-bit data transmission.

Each data word must start with a leading zero. The SAA1060 checks the data word for the correct length (18 bits) and also for the leading zero.

The actual data is switched directly to the appropriate outputs. For switching on a segment, a '0' (LOW) is necessary at the appropriate data bit.

#### Data selection input (DUP)

The logic states at input DUP determine which of the two latch contents can be found on the output.

- 0 = latch A contents
- 1 = latch B contents

#### Load control input (LOEX)

Input LOEX determines the operation mode in which the device is able to work.

- 0 = duplex mode, i.e. output synchronized with the duplex signal
- 1 = d.c. mode, i.e. output direct from the by DUP selected data latch.

When operating in duplex mode at 50 Hz, the time between two data words to be transmitted must be  $> 21$  ms.




Fig. 4 Pinning diagram.

**RATINGS** ( $V_{EE} = 0$ )

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	$V_{CC}$	-0,3 to + 7 V
Total power dissipation	$P_{tot}$	max. 900 mW
Operating ambient temperature range	$T_{amb}$	-20 to + 80 °C
Storage temperature range	$T_{stg}$	-25 to + 125 °C

## CHARACTERISTICS

 $V_{EE} = 0$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; unless otherwise specified

	$V_{CC}$ V	symbol	min.	typ.	max.	conditions
Supply voltage	—	$V_{CC}$	4	5	6	V
Supply current	5	$I_{CC}$	—	60	—	mA
Inputs DATA, CLB, DLEN, LOEX						
input voltage HIGH	5	$V_{IH}$	2	—	5	V
input voltage LOW	5	$V_{IL}$	—	—	1	V
input current LOW	5	$-I_{IL}$	—	—	20	$\mu\text{A}$
maximum input frequency	5	$f_I$	—	50	—	kHz
Input DUP						
input voltage HIGH	5	$V_{IH}$	0,8	—	12	V
input voltage LOW	5	$V_{IL}$	—6	—	0,4	V
input current HIGH	5	$I_{IH}$	0,01	—	12	mA
maximum input frequency	5	$f_I$	—	50	—	kHz
Outputs $Q_1$ to $Q_7$ , $Q_9$ to $Q_{15}$						
output voltage HIGH	5	$V_{QH}$	—	—	16,8	V
output voltage LOW	5	$V_{QL}$	—	—	0,5	V
output current LOW duplex mode	5	$I_{QL}$	—	—	60	mA
d.c. mode	5	$I_{QL}$	—	20	40	mA
Outputs $Q_8$ and $Q_{16}$						
output voltage HIGH	5	$V_{QH}$	—	—	16,8	V
output voltage LOW	5	$V_{QL}$	—	—	0,5	V
output current LOW duplex mode	5	$I_{QL}$	—	—	120	mA
d.c. mode	5	$I_{QL}$	—	40	80	mA

 $V_I = 0$ 

$I_{QH} = 0$   
 $I_{QL} = 40\text{ mA}$

{ peak value at  
sinusoidal voltage

$I_{QH} = 0$   
 $I_{QL} = 80\text{ mA}$

{ peak value at  
sinusoidal voltage





## 4-DIGIT LED-DRIVER WITH I<sup>2</sup>C BUS INTERFACE

### GENERAL DESCRIPTION

The LED-driver is a bipolar integrated circuit made in an I<sup>2</sup>L compatible 18 volts process. The circuit is especially designed to drive four 7-segment LED displays with decimal point by means of multiplexing between two pairs of digits. It features an I<sup>2</sup>C bus slave transceiver interface with the possibility to program four different SLAVE ADDRESSES, a POWER RESET flag, 16 current sink OUTPUTS, controllable by software up to 21 mA, two multiplex drive outputs for common anode segments, an on-chip multiplex oscillator, control bits to select static, dynamic and blank mode, and one bit for segment test.

### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage		V <sub>CC</sub>	4,5	5	15	V
Supply current all outputs OFF	V <sub>CC</sub> = 5 V	I <sub>CC</sub>	—	9,5	—	mA
Total power dissipation 24-lead DIL (SOT-101B)		P <sub>tot</sub>	—	—	1000	mW
Operating ambient temperature range		T <sub>amb</sub>	−20	—	+ 70	°C

### PACKAGE OUTLINE

SAA1064P: 24-lead DIL; plastic (with internal heat spreader) (SOT101B).




Fig. 1 Block diagram.



**PINNING**




Fig. 2 Pinning diagram.

**FUNCTIONAL DESCRIPTION**




Fig. 3a I<sup>2</sup>C bus format; READ mode.





Fig. 3b I<sup>2</sup>C bus format; WRITE mode.

- S = start condition
- P = stop condition
- A = acknowledge
- X = don't care
- A1, A0 = programmable address bits
- SC SB SA = subaddress bits
- C6 to C0 = control bits
- PR = POWER RESET flag

**Address pin ADR**

Four different slave addresses can be chosen by connecting ADR either to V<sub>EE</sub>, 3/8 V<sub>CC</sub>, 5/8 V<sub>CC</sub> or V<sub>CC</sub>. This results in the corresponding valid addresses HEX 70, 72, 74 and 76 for writing and 71, 73, 75 and 77 for reading. All other addresses cannot be acknowledged by the circuit.

**Status byte**

Only one bit is present in the status byte, the POWER RESET flag. A logic 1 indicates the occurrence of a power failure since the last time it was read out. After completion of the READ action this flag will be set to logic 0.

**Subaddressing**

The bits SC, SB and SA form a pointer and determine to which register the data byte following the instruction byte will be written. All other bytes will then be stored in the registers with consecutive subaddresses. This feature is called Auto-Increment (AI) of the subaddress and enables a quick initialization by the master.

The subaddress pointer will wrap around from 7 to 0.

The subaddresses are given as follows:

SC	SB	SA	sub-address	function
0	0	0	00	control register
0	0	1	01	digit 1
0	1	0	02	digit 2
0	1	1	03	digit 3
1	0	0	04	digit 4
1	0	1	05	} reserved, not used
1	1	0	06	
1	1	1	07	

**Control bits** (see Fig. 4)

The control bits C0 to C6 have the following meaning:

- C0 = 0      static mode, i.e. continuous display of digits 1 and 2
- C0 = 1      dynamic mode, i.e. alternating display of digit 1 + 3 and 2 + 4
- C1 = 0/1    digits 1 + 3 are blanked/not blanked
- C2 = 0/1    digits 2 + 4 are blanked/not blanked
- C3 = 1      all segment outputs are switched-on for segment test\*
- C4 = 1      adds 3 mA to segment output current
- C5 = 1      adds 6 mA to segment output current
- C6 = 1      adds 12 mA to segment output current

**Data**

A segment is switched ON if the corresponding data bit is logic 1. Data bits D17 to D10 correspond with digit 1, D27 to D20 with digit 2, D37 to D30 with digit 3 and D47 to D40 with digit 4.

The MSBs correspond with outputs P8 and P16, the LSBs with P1 and P9. Digit numbers 1 to 4 are equal to their subaddresses (hex) 1 to 4.

\* At a current determined by C4, C5 and C6.

**SDA, SCL**

The SDA and SCL I/O meet the I<sup>2</sup>C bus specification. For protection against positive voltage pulses on these inputs voltage regulator diodes are connected to V<sub>EE</sub>. This means that normal line voltage should not exceed 5,5 volt. Data will be latched on the positive-going edge of the acknowledge related clock pulse.

**Power-on reset**

The power-on reset signal is generated internally and sets all bits to zero, resulting in a completely blanked display. Only the POWER RESET flag is set.

**External Control (C<sub>EXT</sub>)**

With a capacitor connected to pin 2 the multiplex frequency can be set (see Fig. 5). When static this pin can be connected to V<sub>EE</sub> or V<sub>CC</sub> or left floating since the oscillator will be switched off.

**Segment outputs**

The segment outputs P1 to P16 are controllable current-sink sources. They are switched on by the corresponding data bits and their current is adjusted by control bits C4, C5 and C6.

**Multiplex outputs**

The multiplex outputs MX1 and MX2 are switched alternately in dynamic mode with a frequency derived from the clock-oscillator. In static mode MX1 is switched on. The outputs consist of an emitter-follower, which can be used to drive the common anodes of two displays directly provided that the total power dissipation of the circuit is not exceeded. If this occurs external transistors should be connected to pins 11 and 14 as shown in Fig. 5.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage (pin 13)		V <sub>CC</sub>	-0,5	18	V
Supply current (pin 13)		I <sub>CC</sub>	-50	200	mA
Total power dissipation SOT-101 24-lead DIL		P <sub>tot</sub>		1000	mW
SDA, SCL voltages		V <sub>23, 24-12</sub>	-0,5	5,9	V
Voltages A0-MX1 and MX2-P16		V <sub>1-11, V14-22</sub>	-0,5	V <sub>CC</sub> + 0,5	V
Input/output current all pins	outputs OFF	± I	-	10	mA
Operating ambient temperature range		T <sub>amb</sub>	-20	+ 70	°C
Storage temperature range		T <sub>stg</sub>	-65	+ 125	°C

**THERMAL RESISTANCE**From crystal to ambient  
24-lead DILR<sub>th cr-a</sub>

35 K/W

**CHARACTERISTICS**

V<sub>CC</sub> = 5 V; T<sub>amb</sub> = 25 °C; voltages are referenced to ground (V<sub>EE</sub> = 0 V); unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage (pin 13)		V <sub>CC</sub>	4,5	5,0	15	V
Supply current	all outputs OFF V <sub>CC</sub> = 5 V	I <sub>CC</sub>	7,0	9,5	14,0	mA
Power dissipation	all outputs OFF	P <sub>d</sub>	—	50	—	mW
<b>SDA; SCL bus (pins 23 and 24)</b>						
Input voltages		V <sub>23,24</sub>	0	—	5,5	V
Logic input voltage LOW		V <sub>IL(L)</sub>	—	—	1,5	V
Logic input voltage HIGH		V <sub>IH(L)</sub>	3,0	—	—	V
Input current LOW	V <sub>23,24</sub> = V <sub>EE</sub>	I <sub>IL</sub>	—	—	−10	μA
Input current HIGH	V <sub>23,24</sub> = V <sub>CC</sub>	I <sub>IH</sub>	—	—	10	μA
<b>SDA</b>						
Logic output voltage LOW	I <sub>O</sub> = 3 mA	V <sub>OL(L)</sub>	—	—	0,4	V
Output sink current		I <sub>O</sub>	3	—	—	mA
<b>Address input (pin 1)</b>						
Input voltage						
programmable address bits:						
A0 = 0; A1 = 0		V <sub>1</sub>	V <sub>EE</sub>	—	3/16V <sub>CC</sub>	V
A0 = 1; A1 = 0		V <sub>1</sub>	5/16V <sub>CC</sub>	3/8V <sub>CC</sub>	7/16V <sub>CC</sub>	V
A0 = 0; A1 = 1		V <sub>1</sub>	9/16V <sub>CC</sub>	5/8V <sub>CC</sub>	11/16V <sub>CC</sub>	V
A0 = 1; A1 = 1		V <sub>1</sub>	13/16V <sub>CC</sub>	—	V <sub>CC</sub>	V
Input current LOW	V <sub>1</sub> = V <sub>EE</sub>	I <sub>1</sub>	—	—	−10	μA
Input current HIGH	V <sub>1</sub> = V <sub>CC</sub>	I <sub>1</sub>	—	—	10	μA
<b>External control (C<sub>EXT</sub>) pin 2</b>						
Switching level input						
Input voltage LOW		V <sub>IL</sub>	—	—	V <sub>CC</sub> −2,5	V
Input voltage HIGH		V <sub>IH</sub>	V <sub>CC</sub> −1,5	—	—	V
Input current	V <sub>2</sub> = 2 V	I <sub>2</sub>	−140	−160	−180	μA
	V <sub>2</sub> = 4 V	I <sub>2</sub>	140	160	180	μA

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Segment outputs</b>						
(P8 to P1; pins 3 to 10) (P9 to P16; pins 15 to 22)						
Output voltages	$I_O = 15 \text{ mA}$	$V_O$	—	—	0,5	V
Output current HIGH	$V_O = V_{CC} = 15 \text{ V}$	$I_O$	—	—	$\pm 10$	$\mu\text{A}$
Output current LOW control bits HIGH C4, C5 and C6	$V_O = 5 \text{ V}$	$I_O$	17,85	21	25	mA
Contribution of: control bit C4		$I_O$	2,55	3,0	4,0	mA
control bit C5		$I_O$	5,1	6,0	7,0	mA
control bit C6		$I_O$	10,2	12,0	14,0	mA
<b>Relative segment 1 output accuracy</b>						
with respect to highest value when:						
$I_3$ to $I_{10}$ and $I_{15}$ to $I_{22} = 3 \text{ mA}$		$\Delta I_O$	—	—	5	%
$I_3$ to $I_{10}$ and $I_{15}$ to $I_{22} = 21 \text{ mA}$		$\Delta I_O$	—	—	7	%
<b>Multiplex 1 and 2 (pins 11 and 14)</b>						
Output voltage (when ON)	$I_O = 50 \text{ mA}$	$V_O$	$V_{CC} 1,5$	—	—	V
Output current HIGH (when ON)	$V_O = 2 \text{ V}$	$I_{11}; I_{14}$	50	—	*	mA
Output current LOW (when OFF)	$V_O = 2 \text{ V}$	$-I_{11}; -I_{14}$	50	70	100	mA
Output period	$C_{2-12} = 2,7 \text{ nF}$	$T_{MPX}$	5	—	10	ms
	$C_{2-12} = 820 \text{ pF}$	$T_{MPX}$	—	1,25	—	ms
	$C_{2-12} = 390 \text{ pF}$	$T_{MPX}$	—	666	—	$\mu\text{s}$
Output duty factor			48,4	—	—	%

\* Value to be fixed.





Fig. 4 Timing diagram.

7Z81284




Fig. 5 Dynamic mode application diagram.

7Z81285





Fig. 6 Static mode application diagram.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.



## MICROPROCESSOR CONTROLLED STEREO SOUND GENERATOR FOR SOUND EFFECTS AND MUSIC SYNTHESIS

### GENERAL DESCRIPTION

The SAA1099 is a monolithic integrated circuit designed for generation of stereo sound effects and music synthesis.

### Features

- Six frequency generators  
eight octaves per generator  
256 tones per octave
- Two noise generators
- Six noise/frequency mixers
- Twelve amplitude controllers
- Two envelope controllers
- Two 6-channel mixers/current sink analogue output stages
- TTL input compatible
- Readily interfaces to 8-bit microcontroller
- Minimal peripheral components
- Simple output filtering

### Applications

- Consumer games systems
- Home computers
- Electronic organs
- Arcade games
- Toys
- Chimes/alarm clocks

### QUICK REFERENCE DATA

---

Supply voltage (pin 18)	$V_{DD}$	typ.	5 V
Supply current (pin 18)	$I_{DD}$	typ.	70 mA
Reference current (pin 6)	$I_{ref}$	typ.	250 $\mu$ A
Total power dissipation	$P_{tot}$		500 mW
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

---

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).




Fig. 1 Block diagram.

PINNING




Fig. 2 Pinning diagram.

DEVELOPMENT DATA

PIN DESIGNATION

1	$\overline{WR}$	<b>Write Enable:</b> active LOW input which operates in conjunction with $\overline{CS}$ and A0 to allow writing to the internal registers.
2	$\overline{CS}$	<b>Chip Select:</b> active LOW input to identify valid $\overline{WR}$ inputs to the chip. This input also operates in conjunction with $\overline{WR}$ and A0 to allow writing to the internal registers.
3	A0	<b>Control/Address select:</b> input used in conjunction with $\overline{WR}$ and $\overline{CS}$ to load data to the control register (A0 = 0) or the address buffer (A0 = 1).
4	OUTR	<b>Right channel output:</b> a 7-level current sink analogue output for the 'right' component. This pin requires an external load resistor.
5	OUTL	<b>Left channel output:</b> a 7-level current sink analogue output for the 'left' component. This pin requires an external load resistor.
6	$I_{ref}$	<b>Reference current supply:</b> used to bias the current sink outputs.
7	$\overline{DTACK}$	<b>Data Transfer Acknowledge:</b> open drain output, active LOW to acknowledge successful data transfer. On completion of the cycle $\overline{DTACK}$ is set to inactive.
8	CLK	<b>Clock:</b> input for an externally generated clock at a nominal frequency of 8 MHz.
9	$V_{SS}$	<b>Ground:</b> 0 V.
10-17	D0-D7	<b>Data:</b> Data bus input.
18	$V_{DD}$	<b>Power supply:</b> + 5 V typical.

## FUNCTIONAL DESCRIPTION

The following sections provide a detailed functional description of the SAA1099 as shown in the block diagram, Fig. 1.

### Frequency generators

Six frequency generators can each select one of 8 octaves and one of 256 tones within an octave. A total frequency range of 31 Hz to 7,81 kHz is available. The outputs may also control noise or envelope generators. All frequency generators have an enable bit which switches them on and off, making it possible to preselect a tone and to make it inaudible when required. The frequency generators may be synchronized using the frequency reset bit.

The frequency ranges per octave are:

Octave	Frequency range
0	31 Hz to 61 Hz
1	61 Hz to 122 Hz
2	122 Hz to 244 Hz
3	245 Hz to 488 Hz
4	489 Hz to 977 Hz
5	978 Hz to 1,95 kHz
6	1,96 kHz to 3,91 kHz
7	3,91 kHz to 7,81 kHz

### Noise generators

The two noise generators both have a programmable output. This may be a software controlled noise via one of the frequency controlled generators or one of three pre-defined noises. There is no tone produced by the frequency generator when it is controlling the noise generator. The noise produced is based on double the frequency generator output, i.e. a range of 61 Hz to 15,6 kHz.

In the event of a pre-defined noise being chosen, the output of noise generator 0 can be mixed with frequency generator 0, 1 and 2; and the output of noise generator 1 can be mixed with frequency generator 3, 4 and 5. In order to produce an equal level of noise and tone outputs (when both are mixed) the amplitude of the tone is increased. The three pre-defined noises are based on a clock frequency of 7,8 kHz, 15,6 kHz or 31,25 kHz.

### Noise/frequency mixers

Six noise/frequency mixers each with four selections

- Channel off
- Frequency only
- Noise only
- Noise and frequency

Each mixer channel has one of the frequency generator outputs fed to it, three channels use noise generator 0 and the other three use noise generator 1.

### Amplitude controllers

Each of the six channel outputs from the mixer is split up into a right and left component giving effectively twelve amplitude controllers. An amplitude of 16 possible levels is assigned to each of the twelve signals. With this configuration a stereo effect can be achieved by varying only the amplitude component. The moving of a sound from one channel to the other requires, per tone, only one update of the amplitude register contents.

When an envelope generator is used, the amplitude levels are restricted. The number of levels available is then reduced to eight. This is achieved by disabling the least significant bit (LSB) of the amplitude control.

### Envelope controllers

Two of the six tone generators are under envelope control. This applies to both the left and right outputs from the tone generator.

The envelope has the following eight possible modes:

- Amplitude is zero
- Single attack
- Single decay
- Single attack-decay (triangular)
- Maximum amplitude
- Continuous attack
- Continuous decay
- Continuous attack-decay

The timing of the envelope controllers is programmable using one of the frequency generators (see Fig. 1). When the envelope mode is selected for a channel its control resolution is halved for that channel from 16 levels to 8 levels by rounding down to the nearest even level.

There is also the capability of controlling the 'right' component of the channel with inverse of the 'left' component, which remains as programmed.

A direct enable permits the start of an envelope to be defined, and also allows termination of an envelope at any time. The envelope rate may be controlled by a frequency channel (see Fig. 1), or by the microprocessor writing to the address buffer register. If the frequency channel controlled is OFF ( $NE = FE = 0$ ) the envelope will appear at the output, which provides an alternative 'non-square' tone capability. In this event the frequency will be the envelope rate, which provided the rate is from the frequency channel, will be a maximum of 1 kHz. Higher frequencies of up to 2 kHz can be obtained by the envelope resolution being halved from 16 levels to 8 levels. Rates quoted are based on the input of a 8 MHz clock.

### Six-channel mixers/current sink analogue output stages

Six channels are mixed together by the two mixers allowing each one to control one of six equally weighted current sinks, to provide a seven level analogue output.

### Command/control select

In order to simplify the microprocessor interface the command and control information is multiplexed. To select a register in order to control frequencies, amplitudes, etc. the command-register has to be loaded.

The contents of this register determines to which register the data is written in the next control-cycle.

If a continuous update of the control-register is necessary, only the control-information has to be written (the command-information does not change).

If the command/control select ( $A0$ ) is logic 0, the byte transfer is control; if  $A0$  is logic 1, the byte transfer is command.

### Interface to microprocessor

The SAA1099 is a data bus based I/O peripheral. Depending on the value of the command/control signal ( $A0$ ) the  $\overline{CS}$  and  $\overline{WR}$  signals control the data transfer from the microprocessor to the SAA1099. The data-transfer-acknowledge ( $\overline{DTACK}$ ) indicates that the data transfer is completed. When, during the write cycle, the microprocessor recognizes the  $\overline{DTACK}$ , the bus cycle will be completed by the processor.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 18)	$V_{DD}$	-0,3 to +7,5 V
Maximum input voltage	$V_I$	-0,3 to +7,5 V
at $V_{DD} = 4,5$ to $5,5$ V	$V_I$	-0,5 to +7,5 V
Maximum output current	$I_O$	max. 10 mA
Total power dissipation	$P_{tot}$	500 mW
Storage temperature range	$T_{stg}$	-55 to +125 °C
Operating ambient temperature range	$T_{amb}$	0 to +70 °C
Electrostatic handling*	$V_{es}$	-1000 to +1000 V

\* Equivalent to discharging a 250  $\mu$ F capacitor through a 1 k $\Omega$  series resistor.

**D.C. CHARACTERISTICS**

$V_{DD} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage	$V_{DD}$	4,5	5,0	5,5	V
Supply current	$I_{DD}$	—	70	100	mA
Reference current (note 1)	$I_{ref}$	100	250	400	$\mu\text{A}$
<b>INPUTS</b>					
Input voltage HIGH	$V_{IH}$	2,0	—	6,0	V
Input voltage LOW	$V_{IL}$	-0,5	—	0,8	V
Input leakage current	$\pm I_{LI}$	—	—	10	$\mu\text{A}$
Input capacitance	$C_I$	—	—	10	pF
<b>OUTPUTS</b>					
<i>DTACK</i> (open drain; note 2)					
Output voltage LOW at $I_{OL} = 3,2\text{ mA}$	$V_{OL}$	0	—	0,4	V
Voltage on pin 7 (OFF state)	$V_{7-9}$	-0,3	—	6,0	V
Output capacitance (OFF state)	$C_O$	—	—	10	pF
Load capacitance	$C_L$	—	—	150	pF
Output leakage current (OFF state)	$-I_{LO}$	—	—	10	$\mu\text{A}$
<b>Audio outputs</b> (pins 4 and 5)					
<i>With fixed <math>I_{ref}</math> (note 3)</i>					
One channel on	$I_{O1}/I_{ref}$	90	—	120	%
Six channels on	$I_{O6}/6 \times I_{ref}$	85	—	110	%
<i>With <math>I_{ref} = 250\text{ } \mu\text{A}</math>; <math>R_L = 1,5\text{ k}\Omega</math> (<math>\pm 5\%</math>)</i>					
One channel on	$I_{O1}/I_{ref}$	90	—	110	%
Six channels on	$I_{O6}/6 \times I_{ref}$	85	—	105	%
Output current one channel on	$I_{O1}$	225	—	275	$\mu\text{A}$
Output current six channels on	$I_{O6}$	1,3	—	1,6	mA
<i>With resistor supplying <math>I_{ref}</math> (note 4)</i>					
Output current one channel on	$I_{O1}$	150	—	350	$\mu\text{A}$
Output current six channels on	$I_{O6}$	0,9	—	1,9	mA
Load resistance	$R_L$	600	—	—	$\Omega$
D.C. leakage current all channels off	$-I_{LO}$	—	—	10	$\mu\text{A}$
Maximum current difference between left and right current sinks (note 5)	$\pm I_{Omax}$	—	—	15	%
Signal-to-noise ratio (note 6)	S/N	—	tbf	—	dB

## A.C. CHARACTERISTICS

$V_{DD} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; timing measurements taken at 2,0 V for a logic 1 and 0,8 V for a logic 0 unless otherwise specified (see waveforms Figs 3 and 4)

parameter	symbol	min.	typ.	max.	unit
<b>Bus interface timing</b> (see Fig. 3)					
A0 set-up time to $\overline{\text{CS}}$ fall	$t_{ASC}$	0	—	—	ns
$\overline{\text{CS}}$ LOW to $\overline{\text{WR}}$ fall	$t_{CSW}$	30	—	—	ns
A0 set-up time to $\overline{\text{WR}}$ fall	$t_{ASW}$	50	—	—	ns
$\overline{\text{WR}}$ LOW time	$t_{WL}$	100	—	—	ns
Data bus valid to $\overline{\text{WR}}$ rise	$t_{BSW}$	100	—	—	ns
$\overline{\text{DTACK}}$ fall delay from $\overline{\text{WR}}$ fall (note 7)	$t_{DFW}$	0	—	85	ns
A0 hold time from $\overline{\text{WR}}$ HIGH	$t_{AHW}$	0	—	—	ns
$\overline{\text{CS}}$ hold time from $\overline{\text{WR}}$ HIGH	$t_{CHW}$	0	—	—	ns
Data bus hold time from $\overline{\text{WR}}$ HIGH	$t_{DHW}$	0	—	—	ns
$\overline{\text{DTACK}}$ rise delay from $\overline{\text{WR}}$ HIGH	$t_{DRW}$	0	—	100	ns
Bus cycle time (note 8)	$t_{CY}$	$4t_{CLK}$	—	—	
Bus cycle time (note 9)	$t_{CY}$	$16t_{CLK}$	—	—	
<b>Clock input timing</b> (see Fig. 4)					
Clock period	$t_{CLK}$	120	125	255	ns
Clock LOW time	$t_{LOW}$	55	—	—	ns
Clock HIGH time	$t_{HIGH}$	55	—	—	ns

## Notes to the characteristics

- Using an external constant current generator to provide a nominal  $I_{ref}$  or external resistor connected to  $V_{DD}$ .
- This output is short-circuit protected to  $V_{DD}$  and  $V_{SS}$ .
- Measured with  $I_{ref}$  a constant value between 100 and 400  $\mu\text{A}$ ; load resistance ( $R_L$ ) allowed to match E12 (5%) in all applications via:

$$R_L = 0,6 [I_{ref}]^{-1} - 16 [I_{ref}]^{-0,5} \pm 12\%$$

- Measured with  $R_{ref} = 10\text{ k}\Omega$  ( $\pm 5\%$ ) connected between  $I_{ref}$  and  $V_{DD}$ ;  $R_L = 1,5\text{ k}\Omega$  ( $\pm 5\%$ ); OUTR and OUTL short-circuit protected to  $V_{SS}$ .
- Left and right outputs must be driven with identical configuration.
- Sample tested value only.
- This timing parameter only applies when no wait states are required; otherwise parameter is invalid.
- The minimum bus cycle time of four clock periods is for loading all registers except the amplitude registers.
- The minimum bus cycle time of 16 clock periods is for loading the amplitude registers. In a system using  $\overline{\text{DTACK}}$  it is possible to achieve minimum times of 500 ns. Without  $\overline{\text{DTACK}}$  the parameter given must be used.






Fig. 3 Bus interface waveforms.




Fig. 4 Clock input waveform.

DEVELOPMENT DATA

## APPLICATION INFORMATION

### Device operation

The SAA1099 uses pulse width modulation to achieve amplitude and envelope levels. The twelve signals are mixed in an analogue format (6 'left' and 6 'right') before leaving the chip. The amplitude and envelope signals chop the output at a minimum rate of 62,5 kHz, compared with the highest tone output of 7,81 kHz. Simple external low-pass filtering is used to remove the high frequency components.

Rates quoted are based on the input of a 8 MHz clock.

A data bus based write only structure is used to load the on-board registers. The data bus is used to load the address for a register, and subsequently the data to that register. Once the address is loaded multiple data loads to that register can be performed.

The selection of address or data is made by the single address bit A0, as shown in register maps Table 1 and Table 2.

The bus control signals  $\overline{WR}$  and  $\overline{CS}$  are designed to be compatible with a wide range of microprocessors, a  $\overline{DTACK}$  output is included to optimise the interface with an S68000 series microprocessor. In most bus cycles  $\overline{DTACK}$  will be returned immediately, this applies to all register address load cycles and all except amplitude data load cycles. With respect to amplitude data, a number of wait cycles may need to be performed, depending on the time since the previous amplitude load.  $\overline{DTACK}$  will indicate the number of required waits.

### Register description (see Tables 2 and 3)

The amplitudes are assigned with 'left' and 'right' components in the same byte, on a channel by channel basis. The spare locations that are left between blocks of registers is to allow for future expansion, and should be written as zero's. The tone within an octave is defined by eight bits and the octave by three bits. Note that octaves are paired (0/1, 2/3 etc.). The frequency and noise enables are grouped together for ease of programming. The controls for noise 'colour' (clock rate) are grouped in one byte.

The envelope registers are positioned in adjacent locations. There are two types of envelope controls, direct acting controls and buffered controls. The direct acting controls always take immediate effect, and are:

- Envelope enable (reset)
- Envelope resolution (16/8 level)

The buffered controls are acted upon only at the times shown in Fig. 5 and control selection of:

- Envelope clock source
- Waveform type
- Inverted/non-inverted 'right' component

**Table 1 External memory map**

select A0	data bus inputs								operations
	D7	D6	D5	D4	D3	D2	D1	D0	
0	D7	D6	D5	D4	D3	D2	D1	D0	data for internal registers
1	X	X	X	A4	A3	A2	A1	A0	internal register address

Where X = don't care state.

Table 2 Internal register map

register address	data bus inputs								operations
	D7	D6	D5	D4	D3	D2	D1	D0	
00	AR03	AR02	AR01	AR00	AL03	AL02	AL01	AL00	amplitude 0 right channel; left channel
01	1	1	1	1	1	1	1	1	amplitude 1 right/left
02	2	2	2	2	2	2	2	2	amplitude 2 right/left
03	3	3	3	3	3	3	3	3	amplitude 3 right/left
04	4	4	4	4	4	4	4	4	amplitude 4 right/left
05	5	5	5	5	5	5	5	5	amplitude 5 right/left
06	X	X	X	X	X	X	X	X	
07	X	X	X	X	X	X	X	X	
08	F07	F06	F05	F04	F03	F02	F01	F00	frequency of tone 0
09	1	1	1	1	1	1	1	1	frequency of tone 1
0A	2	2	2	2	2	2	2	2	frequency of tone 2
0B	3	3	3	3	3	3	3	3	frequency of tone 3
0C	4	4	4	4	4	4	4	4	frequency of tone 4
0D	F57	F56	F55	F54	F53	F52	F51	F50	frequency of tone 5
0E	X	X	X	X	X	X	X	X	
0F	X	X	X	X	X	X	X	X	
10	X	012	011	010	X	002	001	000	octave 1; octave 0
11	X	032	031	030	X	022	021	020	octave 3; octave 2
12	X	052	051	050	X	042	041	040	octave 5; octave 4
13	X	X	X	X	X	X	X	X	
14	X	X	FE5	FE4	FE3	FE2	FE1	FE0	frequency enable
15	X	X	NE5	NE4	NE3	NE2	NE1	NE0	noise enable
16	X	X	N11	N10	X	X	N01	N00	noise generator 1; noise generator 0
17	X	X	X	X	X	X	X	X	
18	E07	X	E05	E04	E03	E02	E01	E00	envelope generator 0
19	E17	X	E15	E14	E13	E12	E11	E10	envelope generator 1
1A	X	X	X	X	X	X	X	X	
1B	X	X	X	X	X	X	X	X	
1C	X	X	X	X	X	X	RST	SE	frequency reset (all channels) sound enable (all channels)
1D	X	X	X	X	X	X	X	X	
1E	X	X	X	X	X	X	X	X	
1F	X	X	X	X	X	X	X	X	

DEVELOPMENT DATA

Where:

All don't cares (X) should be written as zero's.

00 to 1F block of registers repeats eight times in the block between addresses 00 to FF (full internal memory map).

## APPLICATION INFORMATION (continued)

Table 3 Register description

bit	description
ARn3; ARn2; ARn1; ARn0 (n = 0,5)	4 bits for amplitude control of right channel 0 0 0 0 minimum amplitude (off) 1 1 1 1 maximum amplitude
ALn3; ALn2; ALn1; ALn0 (n = 0,5)	4 bits for amplitude control of left channel 0 0 0 0 minimum amplitude (off) 1 1 1 1 maximum amplitude
Fn7 to Fn0 (n = 0,5)	8 bits for frequency control of the six frequency generators 0 0 0 0 0 0 0 0 lowest frequency 1 1 1 1 1 1 1 1 highest frequency
On2; On1; On0 (n = 0,5)	3 bits for octave control 0 0 0 lowest octave (31 Hz to 61 Hz) 0 0 1 (61 Hz to 122 Hz) 0 1 0 (122 Hz to 244 Hz) 0 1 1 (245 Hz to 488 Hz) 1 0 0 (489 Hz to 977 Hz) 1 0 1 (978 Hz to 1,95 kHz) 1 1 0 (1,96 kHz to 3,91 kHz) 1 1 1 highest octave (3,91 kHz to 7,81 kHz)
FEn (n = 0,5)	frequency enable bit (one tone per generator) FEn = 0 indicates that frequency 'n' is off
NEn (n = 0,5)	noise enable bit (one tone per generator) NEn = 0 indicates that noise 'n' is off
Nn1; Nn0 (n = 0,1)	2 bits for noise generator control. These bits select the noise generator rate (noise 'colour') Nn1 Nn0 clock frequency 0 0 31,3 kHz 0 1 15,6 kHz 1 0 7,6 kHz 1 1 61 Hz to 15,6 kHz (frequency generator 0/3)

DEVELOPMENT DATA

bit	description
En7; En5 to En0 (n = 0,1)	<p>7 bits for envelope control</p> <p>En0 0 left and right component have the same envelope 1 right component has inverse of envelope that is applied to left component</p> <p>En3 En2 En1 0 0 0 zero amplitude 0 0 1 maximum amplitude 0 1 0 single decay 0 1 1 repetitive decay 1 0 0 single triangular 1 0 1 repetitive triangular 1 1 0 single attack 1 1 1 repetitive attack</p> <p>En4 0 4 bits for envelope control (maximum frequency = 977 Hz) 1 3 bits for envelope control (maximum frequency = 1,95 kHz)</p> <p>En5 0 internal envelope clock (frequency generator 1 or 4) 1 external envelope clock (address write pulse)</p> <p>En7 0 reset (no envelope control) 1 envelope control enabled</p>
SE	<p>SE sound enable for all channels (reset on power-up to 0)</p> <p>0 all channels disabled 1 all channels enabled</p>
RST	<p>Reset signal to all frequency generators</p> <p>0 all generators enabled 1 all generators reset and synchronized</p>

**Note**

All rates given are based on the input of a 8 MHz clock.

APPLICATION INFORMATION (continued)




Fig. 5 Envelope waveforms.

Notes to Fig. 5

- (1) The level at this time is under amplitude control only ( $En7 = 0$ ; no envelope).
- (2) When the generator is active ( $En7 = 1$ ) the maximum level possible is 7/8ths of the amplitude level.
- (3) After position (3) the buffered controls will be acted upon when loaded.
- (4) At positions (4) the buffered controls will be acted upon if already loaded.
- (5) Waveforms 'a' to 'h' show the left channel ( $En0 = 0$ ; left and right components have the same envelope).  
Waveform 'i' shows the right channel ( $En0 = 1$ ; right component inverse of envelope applied to left).




Fig. 6 Typical application circuit diagram.





## TUNER SWITCHING CIRCUIT

The SAA1300 is for switching on and off the supply lines of various circuit parts via an I<sup>2</sup>C bus signal. Furthermore, it can be used to supply current for switching diodes in radio and television tuners. It contains 5 output stages, which are capable of supplying up to 85 mA in the ON state or sinking up to -100 μA in the OFF state.

Current limiting and short-circuit protection are included. The output stages are driven by a shift register/latch combination which is loaded via data from the I<sup>2</sup>C bus. A power-on reset of the latches ensures the OFF state of the output stages (OUT 2 to OUT 5) without data reception from the I<sup>2</sup>C bus. A subaddressing system allows the connection of up to three circuits on the same I<sup>2</sup>C bus lines; one of the outputs (OUT 1, pin 7) can also be used as an input to select the device via a simple internal A/D converter.




Fig. 1 Block diagram.

### PACKAGE OUTLINE

9-lead SIL; plastic (SOT142).

## PINNING

pin no.	symbol	function
1	GND	ground
2	V <sub>p</sub>	positive supply
3	OUT 5	} outputs
4	OUT 4	
5	OUT 3	
6	OUT 2	
7	OUT 1	output and subaddressing input
8	SDA	} I <sup>2</sup> C bus
9	SCL	

I<sup>2</sup>C BUS INFORMATION

Address, first byte

0 1 0 0 0 A B 0 where,

A	B	function	condition
0	0	general address	OUT 1 = output
0	1	OUT 1 = input	address accepted if V <sub>OUT 1</sub> = V <sub>OUT L</sub> (LOW)
1	0	OUT 1 = input	address accepted if V <sub>OUT 1</sub> = V <sub>OUT H</sub> (HIGH)
1	1	OUT 1 = input	address accepted if V <sub>OUT 1</sub> = V <sub>OUT M</sub> (MEDIUM)

Data, second byte

OUT 5, OUT 4, OUT 3, OUT 2, OUT 1, X, X, X

The I/O output stage (OUT 1) is switched as an input stage after a power-on reset. It depends on the contents of the first data transmission whether the output stage is switched as an output or remains as an input.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	V <sub>p</sub>	max.	13,2 V
Input voltage range at SDA, SCL	V <sub>I</sub>		−0,5 to + 6,0 V
Input voltage range at OUT 1	V <sub>I</sub>		−0,5 to + 12,5 V
Output voltage range at OUT 1 to OUT 5	V <sub>O</sub>		−0,5 to + 12,5 V
Input current at SDA, SCL	I <sub>I</sub>	max.	20 mA
Input current at OUT 1	I <sub>I</sub>	max.	20 mA
Total power dissipation	P <sub>tot</sub>	max.	825 mW
Storage temperature range	T <sub>stg</sub>		−40 to + 125 °C
Operating ambient temperature range	T <sub>amb</sub>		−20 to + 80 °C

## CHARACTERISTICS

$V_P = 8\text{ V}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 2)</b>					
Supply voltage range	$V_P$	4	8	12	V
Supply current					
5 outputs LOW	$I_{PL}$	5	10	15	mA
5 outputs HIGH	$I_{PH}$	30	50	70	mA
Power-on reset level output stage in "OFF" condition	$V_{PR}$	—	3,5	3,8	V
Maximum power dissipation*	$P_{\text{max}}$	—	650	—	mW
<b>Inputs SDA, SCL (pins 8 and 9)</b>					
Input voltage HIGH	$V_{IH}$	3,0	—	5,5	V
Input voltage LOW	$V_{IL}$	0	—	1,5	V
Input current HIGH	$-I_{IH}$	—	—	10	$\mu\text{A}$
Input current LOW	$I_{IH}$	—	—	0,4	$\mu\text{A}$
Acknowledge sink current	$I_{ACK}$	2,5	—	—	mA
Maximum input frequency	$f_{i\text{max}}$	100	—	—	kHz
<b>Outputs OUT 1 to OUT 5 (pins 3 to 7)</b>					
Maximum output current; source: "ON"	$I_{Oso}$	+ 85	—	+ 150	mA
Maximum output current; source: "ON" $T_{\text{amb}} = 80\text{ }^\circ\text{C}$	$I_{Oso}$	60	—	—	mA
Output voltage HIGH at $I_{Oso} = 85\text{ mA}$	$V_{OH}$	$V_P - 2$	—	—	V
Output current; sink "OFF"	$I_{Osi}$	-100	-300	—	$\mu\text{A}$
Output voltage LOW at $I_{Osi} = -100\text{ } \mu\text{A}$	$V_{OL}$	—	—	100	mV
Output voltage MEDIUM at $I_O = 10\text{ mA}$	$V_{OM}$	$V_P - 0,5$	—	—	V
<b>OUT 1 used as subaddressing input</b>					
Input voltage HIGH (code 1 0)	$V_{OUT\ 1H}$	0,72 $V_P$	—	$V_P$	V
Input voltage MEDIUM (code 1 1)	$V_{OUT\ 1M}$	0,39 $V_P$	—	0,61 $V_P$	V
Input voltage LOW (code 0 1)	$V_{OUT\ 1L}$	0	—	0,28 $V_P$	V



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

\* Outputs must not be driven simultaneously at maximum source current.



## REMOTE CONTROL TRANSMITTER

### GENERAL DESCRIPTION

The SAA3004 transmitter IC is designed for infrared remote control systems. It has a total of 448 commands which are divided into 7 sub-system groups with 64 commands each. The sub-system code may be selected by a press button, a slider switch or hard wired.

The SAA3004 generates the pattern for driving the output stage. These patterns are pulse distance coded. The pulses are infrared flashes or modulated. The transmission mode is defined in conjunction with the sub-system address. Modulated pulses allow receivers with narrow-band preamplifiers for improved noise rejection to be used. Flashed pulses require a wide-band preamplifier within the receiver.

The SAA3004 has the following features:

- Flashed or modulated transmission
- 7 sub-system addresses
- Up to 64 commands per sub-system address
- High-current remote output at  $V_{DD} = 6\text{ V}$  ( $-I_{OH} = 40\text{ mA}$ )
- Low number of additional components
- Key release detection by toggle bits
- Very low stand-by current ( $< 2\text{ }\mu\text{A}$ )
- Operational current  $< 2\text{ mA}$  at 6 V supply
- Wide supply voltage range (4 to 11 V)
- Ceramic resonator controlled frequency (typ. 450 kHz)
- Encapsulation: 20-lead plastic DIL or 20-lead plastic mini-pack (SO-20)

### PACKAGE OUTLINES

SAA3004P: 20-lead DIL; plastic (SOT146).

SAA3004T: 20-lead mini-pack; plastic (SO20; SOT163A).




Fig. 1 Transmitter with SAA3004.

## INPUTS AND OUTPUTS

### Key matrix inputs and outputs (DRV0N to DRV6N and SEN0N to SEN6N)

The transmitter keyboard is arranged as a scanned matrix. The matrix consists of 7 driver outputs and 7 sense inputs as shown in Fig. 1. The driver outputs DRV0N to DRV6N are open drain N-channel transistors and they are conductive in the stand-by mode. The 7 sense inputs (SEN0N to SEN6N) enable the generation of 56 command codes. With 2 external diodes all 64 commands are addressable. The sense inputs have P-channel pull-up transistors, so that they are HIGH until they are pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

### Address mode input (ADRM)

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRV0N to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by a diode. This allows the definition of seven sub-system addresses as shown in Table 3. If driver DRV6N is connected to ADRM the data output format of REMO is modulated or if not connected, flashed.

The ADRM input has switched pull-up and pull-down loads. In the stand-by mode only the pull-down device is active. Whether ADRM is open (sub-system address 0, flashed mode) or connected to the driver outputs, this input is LOW and will not cause unwanted dissipation. When the transmitter becomes active by pressing a key, the pull-down device is switched off and the pull-up device is switched on, so that the applied driver signals are sensed for the decoding of the sub-system address and the mode of transmission.

The arrangement of the sub-system address coding is such that only the driver DRV<sub>n</sub>N with the highest number (n) defines the sub-system address, e.g. if driver DRV<sub>2</sub>N and DRV<sub>4</sub>N are connected to ADRM, only DRV<sub>4</sub>N will define the sub-system address. This option can be used in transmitters for more than one sub-system address. The transmitter may be hard-wired for sub-system address 2 by connecting DRV<sub>1</sub>N to ADRM. If now DRV<sub>3</sub>N is added to ADRM by a key or a switch, the transmitted sub-system address changes to 4.

A change of the sub-system address will not start a transmission.

#### Remote control signal output (REMO)

The REMO signal output stage is a push-pull type. In the HIGH state a bipolar emitter-follower allows a high output current. The timing of the data output format is listed in Tables 1 and 2.

The information is defined by the distance  $t_b$  between the leading edges of the flashed pulses or the first edge of the modulated pulses (see Fig. 3).

The format of the output data is given in Figs 2 and 3. In the flashed transmission mode the data word starts with two toggle bits T<sub>1</sub> and T<sub>0</sub>, followed by three bits for defining the sub-system address S<sub>2</sub>, S<sub>1</sub> and S<sub>0</sub>, and six bits F, E, D, C, B and A, which are defined by the selected key.

In the modulated transmission mode the first toggle bit T<sub>1</sub> is replaced by a constant reference time bit (REF). This can be used as a reference time for the decoding sequence.

The toggle bits function as an indication for the decoder that the next instruction has to be considered as a new command.

The codes for the sub-system address and the selected key are given in Tables 3 and 4.

#### Oscillator input/output (OSCI and OSCO)

The external components must be connected to these pins when using an oscillator with a ceramic resonator. The oscillator frequency may vary between 400 kHz and 500 kHz as defined by the resonator.

### FUNCTIONAL DESCRIPTION

#### Keyboard operation

In the stand-by mode all drivers (DRV<sub>0</sub>N to DRV<sub>6</sub>N) are on. Whenever a key is pressed, one or more of the sense inputs (SEN<sub>n</sub>N) are tied to ground. This will start the power-up sequence. First the oscillator is activated and after the debounce time  $t_{DB}$  (see Fig. 4) the output drivers (DRV<sub>0</sub>N to DRV<sub>6</sub>N) become active successively.

Within the first scan cycle the transmission mode, the applied sub-system address and the selected command code are sensed and loaded into an internal data latch. In contradiction to the command code the sub-system address is sensed only within the *first* scan cycle. If the applied sub-system address is changed while the command key is pressed, the transmitted sub-system address is not altered.

In a multiple key-stroke sequence (see Fig. 5) the command code is always altered in accordance with the sensed key.

#### Multiple key-stroke protection

The keyboard is protected against multiple key-strokes. If more than one key is pressed at the same time, the circuit will not generate a new output at REMO (see Fig. 5). In case of a multiple key-stroke the scan repetition rate is increased to detect the release of a key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix:

**FUNCTIONAL DESCRIPTION** (continued)

- The keys switching to ground (code numbers 7, 15, 23, 31, 39, 47, 55 and 63) and the keys connected to SEN5N and SEN6N are not covered completely by the multiple key protection. If one sense input is switched to ground, further keys on the same sense line are ignored.
- SEN5N and SEN6N are not protected against multiple key-stroke on the same driver line, because this condition has been used for the definition of additional codes (code numbers 56 to 63).

**Output sequence (data format)**

The output operation will start when the selected code is found. A burst of pulses, including the latched address and command codes, is generated at the output REMO as long as a key is pressed. The format of the output pulse train is given in Figs 2 and 3. The operation is terminated by releasing the key or if more than one key is pressed at the same time. Once a sequence is started, the transmitted words will always be completed after the key is released.

The toggle bits T0 and T1 are incremented if the key is released for a minimum time  $t_{REL}$  (see Fig. 4). The toggle bits remain unchanged within a multiple key-stroke sequence.





Fig. 2 Data format of REMO output; REF = reference time; T0 and T1 = toggle bits; S0, S1 and S2 = system address; A, B, C, D, E and F = command bits.

(a) flashed mode: transmission with 2 toggle bits and 3 address bits, followed by 6 command bits (pulses are flashed).

(b) modulated mode: transmission with reference time, 1 toggle bit and 3 address bits, followed by 6 command bits (pulses are modulated).



(1) Flashed pulse.

(2) Modulated pulse ( $t_{pW} = (5 \times t_M) + t_{MH}$ ).

Fig. 3 REMO output waveform.



DEVELOPMENT DATA




Fig. 4 Single key-stroke sequence.  
 Debounce time:  $t_{DB} = 4 \text{ to } 9 \times T_0$ .  
 Start time:  $t_{ST} = 5 \text{ to } 10 \times T_0$ .  
 Minimum release time:  $t_{REL} = T_0$ .  
 Word distance:  $t_W$ .

7285674




Fig. 5 Multiple key-stroke sequence.  
 Scan rate multiple key-stroke:  $t_{SM} = 6 \text{ to } 10 \times T_0$ .  
 For  $t_{DB}$ ,  $t_{ST}$  and  $t_W$  see Fig. 4.

7285673

**Table 1** Pulse train timing

mode	$T_o$ ms	$t_p$ $\mu s$	$t_M$ $\mu s$	$t_{ML}$ $\mu s$	$t_{MH}$ $\mu s$	$t_W$ ms
flashed	2,53	8,8	—	—	—	121
modulated	2,53	—	26,4	17,6	8,8	121

$f_{osc}$	455 kHz	$t_{osc} = 2,2 \mu s$
$t_p$	$4 \times t_{osc}$	flashed pulse width
$t_M$	$12 \times t_{osc}$	modulation period
$t_{ML}$	$8 \times t_{osc}$	modulation period LOW
$t_{MH}$	$4 \times t_{osc}$	modulation period HIGH
$T_o$	$1152 \times t_{osc}$	basic unit of pulse distance
$t_W$	$55\,296 \times t_{osc}$	word distance

**Table 2** Pulse train separation ( $t_b$ )

code	$t_b$
logic "0"	$2 \times T_o$
logic "1"	$3 \times T_o$
reference time	$3 \times T_o$
toggle bit time	$2 \times T_o$ or $3 \times T_o$

**Table 3** Transmission mode and sub-system address selection

The sub-system address and the transmission mode are defined by connecting the ADRM input to one or more driver outputs (DRV0N to DRV6N) of the key matrix. If more than one driver is connected to ADRM, they must be decoupled by a diode.

mode	sub-system address			driver DRVnN for n =							
	#	S2	S1	S0	0	1	2	3	4	5	6
F	0	1	1	1							
L	1	0	0	0	o						
A	2	0	0	1	X	o					
S	3	0	1	0	X	X	o				
H	4	0	1	1	X	X	X	o			
E	5	1	0	0	X	X	X	X	o		
D	6	1	0	1	X	X	X	X	X	o	
M	0	1	1	1							o
O	1	0	0	0	o						o
D	2	0	0	1	X	o					o
U	3	0	1	0	X	X	o				o
L	4	0	1	1	X	X	X	o			o
A	5	1	0	0	X	X	X	X	o		o
T	6	1	0	1	X	X	X	X	X	o	o
E											
D											

o = connected to ADRM  
 blank = not connected to ADRM  
 X = don't care

DEVELOPMENT DATA

**Table 4** Key codes

matrix drive	matrix sense	code						matrix position
		F	E	D	C	B	A	
DRV0N	SEN0N	0	0	0	0	0	0	0
DRV1N	SEN0N	0	0	0	0	0	1	1
DRV2N	SEN0N	0	0	0	0	1	0	2
DRV3N	SEN0N	0	0	0	0	1	1	3
DRV4N	SEN0N	0	0	0	1	0	0	4
DRV5N	SEN0N	0	0	0	1	0	1	5
DRV6N	SEN0N	0	0	0	1	1	0	6
VSS	SEN0N	0	0	0	1	1	1	7
*	SEN1N	0	0	1	**	**	**	8 to 15
*	SEN2N	0	1	0	**	**	**	16 to 23
*	SEN3N	0	1	1	**	**	**	24 to 31
*	SEN4N	1	0	0	**	**	**	32 to 39
*	SEN5N	1	0	1	**	**	**	40 to 47
*	SEN6N	1	1	0	**	**	**	48 to 55
*	SEN5N and SEN6N	1	1	1	**	**	**	56 to 63

\* The complete matrix drive as shown above for SEN0N is also applicable for the matrix sense inputs SEN1N to SEN6N and the combined SEN5N/SEN6N.

\*\* The C, B and A codes are identical to SEN0N as given above.




Fig. 6 Pinning diagram.

**PINNING**

1	REMO	remote data output
2	SEN6N	} key matrix sense inputs
3	SEN5N	
4	SEN4N	
5	SEN3N	
6	SEN2N	
7	SEN1N	
8	SEN0N	
9	ADRM	address mode control input
10	VSS	ground
11	OSCI	oscillator input
12	OSCO	oscillator output
13	DRV0N	} key matrix drive outputs
14	DRV1N	
15	DRV2N	
16	DRV3N	
17	DRV4N	
18	DRV5N	
19	DRV6N	
20	VDD	positive supply

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	$V_{DD}$	-0,5 to +15	V
Input voltage range	$V_I$	-0,5 to $V_{DD} + 0,5$	V
Output voltage range	$V_O$	-0,5 to $V_{DD} + 0,5$	V
D.C. current into any input or output	$\pm I$	max.	10 mA
Peak REMO output current during 10 $\mu$ s; duty factor = 1%	$-I_{(REMO)M}$	max.	300 mA
Power dissipation per package for $T_{amb} = -20$ to $+70$ °C	$P_{tot}$	max.	200 mW
Storage temperature range	$T_{stg}$	-55 to +150	°C
Operating ambient temperature range	$T_{amb}$	-20 to +70	°C

## CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified

DEVELOPMENT DATA

parameter	$V_{DD}$ (V)	symbol	min.	typ.	max.	unit
Supply voltage $T_{amb} = 0 \text{ to } +70 \text{ }^\circ\text{C}$	—	$V_{DD}$	4	—	11	V
Supply current; active $f_{osc} = 455 \text{ kHz}$ ; REMO output unloaded	6 9	$I_{DD}$ $I_{DD}$	— —	1 3	— —	mA mA
Supply current; inactive (stand-by mode) $T_{amb} = 25 \text{ }^\circ\text{C}$	6 9	$I_{DD}$ $I_{DD}$	— —	— —	2 2	$\mu\text{A}$ $\mu\text{A}$
Oscillator frequency (ceramic resonator)	4 to 11	$f_{osc}$	400	—	500	kHz
<b>Keyboard matrix</b>						
Inputs SEN0N to SEN6N						
Input voltage LOW	4 to 11	$V_{IL}$	—	—	$0,2 \times V_{DD}$	V
Input voltage HIGH	4 to 11	$V_{IH}$	$0,8 \times V_{DD}$	—	—	V
Input current $V_I = 0 \text{ V}$	4 11	$-I_I$ $-I_I$	10 30	— —	100 300	$\mu\text{A}$ $\mu\text{A}$
Input leakage current $V_I = V_{DD}$	11	$I_I$	—	—	1	$\mu\text{A}$
Outputs DRV0N to DRV6N						
Output voltage "ON" $I_O = 0,1 \text{ mA}$	4	$V_{OL}$	—	—	0,3	V
$I_O = 1,0 \text{ mA}$	11	$V_{OL}$	—	—	0,5	V
Output current "OFF" $V_O = 11 \text{ V}$	11	$I_O$	—	—	10	$\mu\text{A}$
<b>Control input ADRM</b>						
Input voltage LOW	—	$V_{IL}$	—	—	$0,8 \times V_{DD}$	V
Input voltage HIGH	—	$V_{IH}$	$0,2 \times V_{DD}$	—	—	V
Input current (switched P- and N-channel pull-up/ pull-down)						
Pull-up active	4	$I_{IL}$	10	—	100	$\mu\text{A}$
stand-by voltage: 0 V	11	$I_{IL}$	30	—	300	$\mu\text{A}$
Pull-down active	4	$I_{IH}$	10	—	100	$\mu\text{A}$
stand-by voltage: $V_{DD}$	11	$I_{IH}$	30	—	300	$\mu\text{A}$

## CHARACTERISTICS (continued)

V<sub>SS</sub> = 0 V; T<sub>amb</sub> = 25 °C; unless otherwise specified

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
<b>Data output REMO</b>						
Output voltage HIGH	6	V <sub>OH</sub>	3	—	—	V
—I <sub>OH</sub> = 40 mA	9	V <sub>OH</sub>	6	—	—	V
Output voltage LOW	6	V <sub>OL</sub>	—	—	0,2	V
I <sub>OL</sub> = 0,3 mA	9	V <sub>OL</sub>	—	—	0,1	V
<b>Oscillator</b>						
Input current						
OSCI at V <sub>DD</sub>	6	I <sub>I</sub>	0,8	—	2,7	μA
Output voltage HIGH						
—I <sub>OL</sub> = 0,1 mA	6	V <sub>OH</sub>	—	—	V <sub>DD</sub> −0,6	V
Output voltage LOW						
I <sub>OH</sub> = 0,1 mA	6	V <sub>OL</sub>	—	—	0,6	V

## LOW VOLTAGE INFRARED REMOTE CONTROL TRANSMITTER (RC-5)

### GENERAL DESCRIPTION

The SAA3006 is intended as a general purpose (RC-5) infrared remote control system for use where only low supply voltages are available. The device can generate 2048 different commands and utilizes a keyboard with a single-pole switch per key. The commands are arranged so that 32 systems can be addressed, each system containing 64 different commands.

The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified later in this publication (see KEY ACTIVITIES).

### Features

- Low supply voltage requirements
- Very low current consumption
- For infrared transmission link
- Transmitter for 32 x 64 commands
- One transmitter controls 32 systems
- Transmission biphasic technique
- Short transmission times; speed-up of system reaction time
- Single-pin oscillator input
- Input protection
- Test mode facility

### QUICK REFERENCE DATA

Supply voltage range	$V_{DD}$	2 to 7	V
Input voltage range	$V_I$	0,5 to ( $V_{DD} + 0,5$ )	V*
Input current	$\pm I_I$	max. 10	mA
Output voltage range	$V_O$	-0,5 to ( $V_{DD} + 0,5$ )	V*
Output current	$\pm I_O$	max. 10	mA
Operating ambient temperature range	$T_{amb}$	-25 to +85	°C

\*  $V_{DD} + 0,5$  V not to exceed 9 V.

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT117).




Fig. 1 Block diagram.



DEVELOPMENT DATA





Fig. 2 Pinning diagram.

**PINNING**

14	V <sub>SS</sub>	negative supply (ground)
28	V <sub>DD</sub>	positive supply
21	X0	} keyboard command inputs with P-channel pull-up transistors
22	X1	
23	X2	
24	X3	
25	X4	
26	X5	
27	X6	
1	X7	} keyboard system inputs with P-channel pull-up transistors
3	Z0	
4	Z1	
5	Z2	
6	Z3	} system mode selection input
2	SSM	
20	TP1	test input
19	TP2	test input/output
18	OSC	oscillator input
17	DR0	} scan driver output with open drain N-channel transistors
16	DR1	
15	DR2	
13	DR3	
12	DR4	
11	DR5	
10	DR6	
9	DR7	} remote signal outputs (3-state outputs)
7	MDATA	
8	DATA	



- (1) Control inputs for operating modes, test modes and reset.
- (2) Remote signal outputs.
- (3) Keyboard command code matrix 8 x 8.
- (4) Keyboard system code matrix 4 x 8.

Fig. 3 Keyboard interconnection.

## FUNCTIONAL DESCRIPTION

### Combined system mode (SSM = LOW)

The X and Z-lines are active HIGH in the quiescent state. Legal key operation either in the X-DR or Z-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the DR-outputs are switched off and two scan cycles are started, switching on the DR-outputs one by one. When a Z- or X-input senses a LOW level, a latch-enable signal is fed to the system address or command latches, depending on whether sensing was found in the Z- or X-input matrix. After latching a system address number, the device will generate the last command (i.e. all command bits '1') in the chosen system as long as the key is pressed. Latching of a command number causes the device to generate this command together with the system address number stored in the system address latch. Releasing the key will reset the internal action if no data is transmitted at that time. Once the transmission is started, the signal will be finished completely.

### Single system mode (SSM = HIGH)

The X-lines are active HIGH in the quiescent state; the pull-up transistors of the Z-lines are switched off and the inputs are disabled. Only legal key operation in the X-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the pull-up transistors in the X-lines are switched off, those in the Z-lines are switched on during the first scan cycle. The wired connection in the Z-matrix is then translated into a system address number and stored in the system address latch. At the end of the first scan cycle the pull-up transistors in the Z-lines are switched off and the inputs are disabled again, while the transistors in the X-lines are switched on. The second scan cycle produces the command number which, after latching, is transmitted together with the system address number.

### Inputs

The command inputs X0 to X7 carry a logical '1' in the quiescent state by means of an internal pull-up transistor. When SSM is LOW, the system inputs Z0 to Z3 also carry a logical '1' in the quiescent state by means of an internal pull-up transistor.

When SSM is HIGH, the transistors are switched off and no current flows via the wired connection in the Z-DR matrix.

### Oscillator

The oscillator is formed by a ceramic resonator (catalogue number 2422 540 98021 or equivalent) feeding the single-pin input OSC. Direct connection is made for supply voltages in the range 2 to 5,25 V but it is necessary to fit a 10 k $\Omega$  resistor in series with the resonator when using supply voltages in the range 2,6 to 7 V.

### Key-release detection

An extra control bit is added which will be complemented after key-release. In this way the decoder gets an indication that shows if the next code is to be considered as a new command. This is very important for multi-digit entry (e.g. by channel numbers or Teletext/Viewdata pages). The control bit will only be complemented after finishing at least one code transmission. The scan cycles are repeated before every code transmission, so that, even by 'take-over' of key operation during code transmission, the correct system and command numbers are generated.

**FUNCTIONAL DESCRIPTION** (continued)**Outputs**

The output DATA carries the generated information according to the format given in Fig. 4 and Tables 2 and 3. The code is transmitted in biphasic; definitions of logical '1' and '0' are given in Fig. 5.

The code consists of four parts:

- Start part formed by 2 bits (two times a logical '1');
- Control part formed by 1 bit;
- System part formed by 5 bits;
- Command part formed by 6 bits.

The output MDATA carries the same information as output DATA but is modulated on a carrier frequency of 1/12 of the oscillator frequency, so that each bit is presented as a burst of 32 pulses. To reduce power consumption, the carrier frequency has a 25% duty cycle.

In the quiescent state, both outputs are non-conducting (3-state outputs). The scan drivers DR0 to DR7 are of the open drain N-channel type and are conducting in the quiescent state of the circuit. After a legal key operation all the driver outputs go into the high ohmic state; a scanning procedure is then started so that the outputs are switched into the conducting state one after the other.

**Reset action**

The circuit will be reset immediately when a key release occurs during:

- debounce time;
- between two codes.

When a key release occurs during scanning of the matrix, a reset action will be accomplished if:

- the key is released while one of the driver outputs is in the low-ohmic '0' state;
- the key is released before detection of that key;
- there is no wired connection in the Z-DR matrix while SSM is HIGH.

**Test pin**

The test pins TP1 and TP2 are used for testing in conjunction with inputs Z2 and Z3 as shown in Table 1.

**Table 1** Test functions

TP1	TP2	Z2	Z3	function
LOW	LOW	matrix input	matrix input	normal
LOW	HIGH	matrix input	matrix input	scan + output frequency six times faster than normal
HIGH	output $f_{OSC}^6$	LOW	LOW	reset
HIGH	output $f_{OSC}^6$	HIGH	HIGH	output frequency $3 \times 2^7$ faster than normal

**KEY ACTIVITIES**

Every connection of one X-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating more than one X-input at a time is an illegal keyboard operation and no circuit action is taken (oscillator does not start).

When SSM is LOW, every connection of one Z-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating two or more Z-inputs, or Z-inputs and X-inputs, at one time is an illegal keyboard operation and no circuit action is taken.

When SSM is HIGH, a wired connection must be made between a Z-input and a DR-output. If no connection is made, the code is not generated.

When one X or Z-input is connected to more than one DR-output, the last scan signal is considered legal.

The maximum allowable value of the contact series resistance of the keyboard switches is 7 kΩ.

DEVELOPMENT DATA




Fig. 4 DATA output format (RC-5).




Fig. 5 Biphase transmission code; 1 bit time =  $3 \times 2^8 \times T_{OSC}$  (typically 1,778 ms) where  $T_{OSC}$  is the oscillator period time.

Table 2 Command matrix X-DR

code no.	X-lines X..							DR-lines DR..							command bits C..							
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0
0	•								•								0	0	0	0	0	0
1	•									•							0	0	0	0	0	1
2	•										•						0	0	0	0	1	0
3	•											•					0	0	0	0	1	1
4	•												•				0	0	0	1	0	0
5	•													•			0	0	0	1	0	1
6	•														•		0	0	0	1	1	0
7	•															•	0	0	0	1	1	1
8		•							•								0	0	1	0	0	0
9		•								•							0	0	1	0	0	1
10		•									•						0	0	1	0	1	0
11		•										•					0	0	1	0	1	1
12		•											•				0	0	1	1	0	0
13		•												•			0	0	1	1	0	1
14		•													•		0	0	1	1	1	0
15		•														•	0	0	1	1	1	1
16			•						•								0	1	0	0	0	0
17			•							•							0	1	0	0	0	1
18			•								•						0	1	0	0	1	0
19			•									•					0	1	0	0	1	1
20			•										•				0	1	0	1	0	0
21			•											•			0	1	0	1	0	1
22			•												•		0	1	0	1	1	0
23			•													•	0	1	0	1	1	1
24				•					•								0	1	1	0	0	0
25				•						•							0	1	1	0	0	1
26				•							•						0	1	1	0	1	0
27				•								•					0	1	1	0	1	1
28				•									•				0	1	1	1	0	0
29				•										•			0	1	1	1	0	1
30				•											•		0	1	1	1	1	0
31				•												•	0	1	1	1	1	1

DEVELOPMENT DATA

code no.	X-lines X. .							DR-lines DR. .							command bits C. .							
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0
32					•				•								1	0	0	0	0	0
33					•					•							1	0	0	0	0	1
34					•						•						1	0	0	0	1	0
35					•							•					1	0	0	0	1	1
36					•								•				1	0	0	1	0	0
37					•									•			1	0	0	1	0	1
38					•										•		1	0	0	1	1	0
39					•											•	1	0	0	1	1	1
40						•			•								1	0	1	0	0	0
41						•				•							1	0	1	0	0	1
42						•					•						1	0	1	0	1	0
43						•						•					1	0	1	0	1	1
44						•							•				1	0	1	1	0	0
45						•								•			1	0	1	1	0	1
46						•									•		1	0	1	1	1	0
47						•										•	1	0	1	1	1	1
48							•		•								1	1	0	0	0	0
49							•			•							1	1	0	0	0	1
50							•				•						1	1	0	0	1	0
51							•					•					1	1	0	0	1	1
52							•						•				1	1	0	1	0	0
53							•							•			1	1	0	1	0	1
54							•								•		1	1	0	1	1	0
55							•									•	1	1	0	1	1	1
56								•	•								1	1	1	0	0	0
57										•							1	1	1	0	0	1
58											•						1	1	1	0	1	0
59												•					1	1	1	0	1	1
60													•				1	1	1	1	0	0
61														•			1	1	1	1	0	1
62															•		1	1	1	1	1	0
63																•	1	1	1	1	1	1

Table 3 System matrix Z-DR

system no.	Z-lines Z..				DR-lines DR..								system bits S..				
	0	1	2	3	0	1	2	3	4	5	6	7	4	3	2	1	0
0	•				•								0	0	0	0	0
1	•					•							0	0	0	0	1
2	•						•						0	0	0	1	0
3	•							•					0	0	0	1	1
4	•								•				0	0	1	0	0
5	•									•			0	0	1	0	1
6	•										•		0	0	1	1	0
7	•											•	0	0	1	1	1
8		•			•								0	1	0	0	0
9		•				•							0	1	0	0	1
10		•					•						0	1	0	1	0
11		•						•					0	1	0	1	1
12		•							•				0	1	1	0	0
13		•								•			0	1	1	0	1
14		•									•		0	1	1	1	0
15		•										•	0	1	1	1	1
16			•		•								1	0	0	0	0
17			•			•							1	0	0	0	1
18			•				•						1	0	0	1	0
19			•					•					1	0	0	1	1
20			•						•				1	0	1	0	0
21			•							•			1	0	1	0	1
22			•								•		1	0	1	1	0
23			•									•	1	0	1	1	1
24				•	•								1	1	0	0	0
25				•		•							1	1	0	0	1
26				•			•						1	1	0	1	0
27				•				•					1	1	0	1	1
28				•					•				1	1	1	0	0
29				•						•			1	1	1	0	1
30				•							•		1	1	1	1	0
31				•								•	1	1	1	1	1



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $V_{SS}$	$V_{DD}$	-0,5 to	8,5 V
Input voltage range	$V_I$	-0,5 to ( $V_{DD} + 0,5$ ) V*	
Input current	$+I_I$	max.	10 mA
Output voltage range	$V_O$	-0,5 to ( $V_{DD} + 0,5$ ) V*	
Output current	$+I_O$	max.	10 mA
Power dissipation output OSC	$P_O$	max.	50 mW
Power dissipation per output (all other outputs)	$P_O$	max.	100 mW
Total power dissipation per package	$P_{tot}$	max.	200 mW
Operating ambient temperature range	$T_{amb}$	-25 to	+85 °C
Storage temperature range	$T_{stg}$	-55 to	+150 °C

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

DEVELOPMENT DATA

\*  $V_{DD} + 0,5$  V not to exceed 9 V.

## CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -25 \text{ to } 85 \text{ }^\circ\text{C}$  unless otherwise specified

parameter	$V_{DD}$ (V)	symbol	min.	typ.	max.	unit
Supply voltage	—	$V_{DD}$	2	—	7	V
Supply current at $I_O = 0 \text{ mA}$ for all outputs; X0 to X7 and Z3 at $V_{DD}$ ; all other inputs at $V_{DD}$ or $V_{SS}$ ; excluding leakage current from open drain N-channel outputs; $T_{amb} = 25 \text{ }^\circ\text{C}$	7	$I_{DD}$	—	—	10	$\mu\text{A}$
<b>Inputs</b>						
Keyboard inputs X and Z with P-channel pull-up transistors						
Input current (each input) at $V_I = 0 \text{ V}$ ; TP = SSM = LOW	2 to 7	$-I_I$	10	—	600	$\mu\text{A}$
Input voltage HIGH	2 to 7	$V_{IH}$	$0,7 \times V_{DD}$	—	$V_{DD}$	V
Input voltage LOW	2 to 7	$V_{IL}$	0	—	$0,3 \times V_{DD}$	V
Input leakage current at $T_{amb} = 25 \text{ }^\circ\text{C}$ ; TP = HIGH; $V_I = 7 \text{ V}$		$I_{IR}$	—	—	1	$\mu\text{A}$
$V_I = 0 \text{ V}$		$-I_{IR}$	—	—	1	$\mu\text{A}$
SSM, TP1 and TP2						
Input voltage HIGH	2 to 7	$V_{IH}$	$0,7 \times V_{DD}$	—	$V_{DD}$	V
Input voltage LOW	2 to 7	$V_{IL}$	0	—	$0,3 \times V_{DD}$	V
Input leakage current at $T_{amb} = 25 \text{ }^\circ\text{C}$ ; $V_I = 7 \text{ V}$		$I_{IR}$	—	—	1	$\mu\text{A}$
$V_I = 0 \text{ V}$		$-I_{IR}$	—	—	1	$\mu\text{A}$
<b>OSC</b>						
Input leakage current at $T_{amb} = 25 \text{ }^\circ\text{C}$ ; $V_I = 0 \text{ V}$ ; TP1 = HIGH; Z2 = Z3 = LOW	2 to 7	$-I_I$	—	—	2	$\mu\text{A}$

DEVELOPMENT DATA

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
<b>Outputs</b>						
DATA and MDATA						
Output voltage HIGH at $-I_{OH} = 0,4 \text{ mA}$	2 to 7	V <sub>OH</sub>	V <sub>DD</sub> - 0,3	—	—	V
Output voltage LOW at $I_{OL} = 0,6 \text{ mA}$	2 to 7	V <sub>OL</sub>	—	—	0,3	V
Output leakage current at: V <sub>O</sub> = 7 V		I <sub>OR</sub>	—	—	10	μA
V <sub>O</sub> = 0 V		-I <sub>OR</sub>	—	—	20	μA
T <sub>amb</sub> = 25 °C; V <sub>O</sub> = 7 V		I <sub>OR</sub>	—	—	1	μA
V <sub>O</sub> = 0 V		-I <sub>OR</sub>	—	—	2	μA
DR0 to DR7, TP2						
Output voltage LOW at $I_{OL} = 0,3 \text{ mA}$	2 to 7	V <sub>OL</sub>	—	—	0,3	V
Output leakage current at V <sub>O</sub> = 7 V	7	I <sub>OR</sub>	—	—	10	μA
at V <sub>O</sub> = 0 V		I <sub>OR</sub>	—	—	1	μA
T <sub>amb</sub> = 25 °C		I <sub>OR</sub>	—	—	1	μA
OSC						
Oscillator current at OSC = V <sub>DD</sub>	7	I <sub>OSC</sub>	4,5	—	30	μA
<b>Oscillator</b>						
Maximum oscillator frequency at C <sub>L</sub> = 40 pF (Figs 6 and 7)	2	f <sub>OSC</sub>	—	—	450	kHz
Free-running oscillator frequency at T <sub>amb</sub> = 25 °C	2	f <sub>OSC</sub>	10	—	120	kHz




Fig. 6 Typical normalized input frequency as a function of the load (keyboard) capacitance.




Fig. 7 Test circuit for measurement of maximum oscillator frequency.



## INFRARED REMOTE CONTROL TRANSMITTER (RECS 80 LOW VOLTAGE)

### GENERAL DESCRIPTION

The SAA3008 transmitter IC is designed for infrared remote control systems. It has a capacity for 1280 commands arranged in 20 sub-system address groups of 64 commands each. The subsystem address may be selected by press-button, slider switches or be hard-wired.

Commands are transmitted in patterns which are pulse distance coded. Modulated pulse transmissions allow a narrow-band receiver to be used for improved noise rejection. The modulation frequency of the SAA3008 is 38 kHz which is 1/12 of the oscillator frequency of 455 kHz (typical).

### Features

- Modulated transmission
  - Ceramic resonator controlled frequency
  - Data-word-start with reference time of unique start pattern
  - Supply voltage range 2 V to 6.5 V
  - 40 mA output current capability
  - Very low standby current ( $< 4 \mu\text{A}$  at  $V_{DD} = 6 \text{ V}$ )
  - Up to 20 subsystem address groups
  - Up to 64 commands per subsystem address
  - Requires few additional components
- } up to 1280 commands

### PACKAGE OUTLINES

SAA3008P: 20-lead DIL; plastic (SOT146).

SAA3008T: 20-lead mini-pack; plastic (SO20; SOT163A).




Fig.1 SAA3008 application example.

**PINNING**




Fig.2 Pinning diagram.

## FUNCTIONAL DESCRIPTION

### Key matrix (DRV0N - DRV6N and SEN0N - SEN6N)

The transmitter keyboard is arranged as a scanned matrix with seven driver outputs (DRV0N to DRV6N) and seven sensing inputs (SEN0N to SEN6N) as shown in Fig.1. The driver outputs are open-drain n-channel transistors which are conductive in the stand-by mode. The sensing inputs enable the generation of 56 command codes. With two external diodes connected (or triple contact), as in Fig.1, all 64 commands are addressable. The sense lines have p-channel pull-up transistors, so that they are HIGH until pulled LOW by connecting them to an output via a key depression to initiate a code transmission.

The maximum allowable value of contact series resistance for keyboard switches in the ON-state is 7 k $\Omega$ .

### Address/mode input (ADRM)

Subsystem addresses are defined by connecting one or two of the key matrix driver lines (DRV0N to DRV6N) to the ADRM input. This allows up to 20 subsystem addresses to be generated for the REMO output (bits S3, S2, S1 and S0) as shown in Table 1 and Fig.3.

The transmission mode is defined by the DRV6N to ADRM connection as follows:

- Mode 1            DRV6N not connected to ADRM
- Mode 2            DRV6N connected to ADRM

In Mode 1 the reference time REF equals  $3T_0$ , this may be used as a reference time for the decoding sequence. In Mode 2 an additional modulated pulse has been inserted into the middle of the reference time, therefore, these pulses are now separated by  $1.5T_0$ . This unique start pattern START uses the detection of a beginning word (see Fig.3).

When more than one connection is made to ADRM then all connections should be decoupled using diodes.

The ADRM input has switched pull-up and pull-down loads. In the standby mode only pull-down load is active and ADRM input is held LOW (this condition is independent of the ADRM circuit configuration and minimizes power loss in the standby mode). When a key is pressed the transmitter becomes active (pull-down is switched OFF, pull-up is switched ON) and the driver line signals are sensed for the subsystem address coding.

The subsystem address is sensed only within the first scan cycle, whereas the command code is sensed in every scan. The transmitted subsystem address remains unchanged if the subsystem address selection is changed while the command key is pressed. A change of the subsystem address does not start a transmission.

In a multiple keystroke sequence (Fig.6) the second word B might be transmitted with subsystem address 18 or 19 instead of the preselected subsystem address (Table 1). This is only relevant for systems decoding subsystem address 18 or 19.

### Remote control signal output (REMO)

The REMO output driver stage incorporates a bipolar emitter-follower which allows a high output current in the output active (HIGH) state (Fig.7).


The information is defined by the distance ' $t_b$ ' between the leading edges of the modulated pulses (Fig.4). The distance  $t_b$  is a multiple of the basic unit  $T_0$  (Table 3) which equals 1152 periods of the oscillator frequency  $f_{osc}$  (Table 3). The pulses are modulated with 6 periods of 1/12 of the oscillator frequency (38 kHz).

The format of the output data is illustrated in Figs 3 and 4.

A data word starts with the reference time and toggle bit T0 and is followed by the definition bits for the subsystem address S3, S2, S1 and S0 (bit S3 is transmitted only for subsystem addresses 8 to 20). The selected command key is defined by bits F, E, D, C, B and A as shown in Table 2.

**FUNCTIONAL DESCRIPTION** (continued)

The toggle bit T0 acts as an indication for the decoder whether the next instruction should be considered as a new command or not. The codes for the subsystem address and the selected key are given in Table 3.



Where:

- Reference time
- start pattern T0 toggle bit
- S3, S2, S1, S0 subsystem address
- A to F command bits
- t<sub>w</sub> word length
- binary values determined by pulse spacing

Fig.3 Data format of remote control signal (REMO).




Fig.4 Waveform for one pulse period at REMO output; for timing values see Table 3.

**Oscillator** (OSCI, OSCO)

The external components for the oscillator circuit are connected to OSCI and OSCO. The oscillator operates with a ceramic resonator in the frequency range 350 kHz to 500 kHz, as defined by the resonator. When operating at a supply voltage of below 3 V a 270 kHz resistor should be connected in parallel with the resonator.



Table 1 Definition of subsystem addresses

address number	driver line(s) connected to ADRM	subsystem address			
		S3	S2	S1	S0
1	no connection	—	1	1	1
2	DRV0N	—	0	0	0
3	DRV1N	—	0	0	1
4	DRV2N	—	0	1	0
5	DRV3N	—	0	1	1
6	DRV4N	—	1	0	0
7	DRV5N	—	1	0	1
8	DRV0N and DRV2N	0	0	0	0
9	DRV0N and DRV3N	1	0	0	0
10	DRV0N and DRV4N	0	1	0	0
11	DRV0N and DRV5N	1	1	0	0
12	DRV1N and DRV2N	0	0	0	1
13	DRV1N and DRV3N	1	0	0	1
14	DRV1N and DRV4N	0	1	0	1
15	DRV1N and DRV5N	1	1	0	1
16	DRV2N and DRV3N	1	0	1	0
17	DRV2N and DRV4N	0	1	1	0
18	DRV2N and DRV5N	1	1	1	0
19	DRV3N and DRV4N	0	1	1	1
20	DRV3N and DRV5N	1	1	1	1

DEVELOPMENT DATA

Table 2 Definition of command codes

key pressed	drive-to-sense connection made	command code generated					
		F	EE	D	C	B	A
0	DRV0N to SEN0N	0	0	0	0	0	0
1	DRV1N to SEN0N	0	0	0	0	0	1
2	DRV2N to SEN0N	0	0	0	0	1	0
3	DRV3N to SEN0N	0	0	0	0	1	1
4	DRV4N to SEN0N	0	0	0	1	0	0
5	DRV5N to SEN0N	0	0	0	1	0	1
6	DRV6N to SEN0N	0	0	0	1	1	0
7	DRV7N to SEN0N	0	0	0	1	1	1
8	DRV0N to SEN1N	0	0	1	0	0	0
9	DRV1N to SEN1N	0	0	1	0	0	1
10	DRV2N to SEN1N	0	0	1	0	1	0
11	DRV3N to SEN1N	0	0	1	0	1	1
12	DRV4N to SEN1N	0	0	1	1	0	0
13	DRV5N to SEN1N	0	0	1	1	0	1
14	DRV6N to SEN1N	0	0	1	1	1	0
15	DRV7N to SEN1N	0	0	1	1	1	1
16	DRV0N to SEN2N	0	1	0	0	0	0
17	DRV1N to SEN2N	0	1	0	0	0	1
18	DRV2N to SEN2N	0	1	0	0	1	0
19	DRV3N to SEN2N	0	1	0	0	1	1
20	DRV4N to SEN2N	0	1	0	1	0	0

Table 2 Definition of command codes (continued)

key pressed	drive-to-sense connection made	command code generated					
		F	E	D	C	B	A
21	DRV5N to SEN2N	0	1	0	1	0	1
22	DRV6N to SEN2N	0	1	0	1	1	0
23	DRV7N to SEN2N	0	1	0	1	1	1
24	DRV0N to SEN3N	0	1	1	0	0	0
25	DRV1N to SEN3N	0	1	1	0	0	1
26	DRV2N to SEN3N	0	1	1	0	1	0
27	DRV3N to SEN3N	0	1	1	0	1	1
28	DRV4N to SEN3N	0	1	1	1	0	0
29	DRV5N to SEN3N	0	1	1	1	0	1
30	DRV6N to SEN3N	0	1	1	1	1	0
31	DRV7N to SEN3N	0	1	1	1	1	1
32	DRV0N to SEN4N	1	0	0	0	0	0
33	DRV1N to SEN4N	1	0	0	0	0	1
34	DRV2N to SEN4N	1	0	0	0	1	0
35	DRV3N to SEN4N	1	0	0	0	1	1
36	DRV4N to SEN4N	1	0	0	1	0	0
37	DRV5N to SEN4N	1	0	0	1	0	1
38	DRV6N to SEN4N	1	0	0	1	1	0
39	DRV7N to SEN4N	1	0	0	1	1	1
40	DRV0N to SEN5N	1	0	1	0	0	0
41	DRV1N to SEN5N	1	0	1	0	0	1
42	DRV2N to SEN5N	1	0	1	0	1	0
43	DRV3N to SEN5N	1	0	1	0	1	1
44	DRV4N to SEN5N	1	0	1	1	0	0
45	DRV5N to SEN5N	1	0	1	1	0	1
46	DRV6N to SEN5N	1	0	1	1	1	0
47	DRV7N to SEN5N	1	0	1	1	1	1
48	DRV0N to SEN6N	1	1	0	0	0	0
49	DRV1N to SEN6N	1	1	0	0	0	1
50	DRV2N to SEN6N	1	1	0	0	1	0
51	DRV3N to SEN6N	1	1	0	0	1	1
52	DRV4N to SEN6N	1	1	0	1	0	0
53	DRV5N to SEN6N	1	1	0	1	0	1
54	DRV6N to SEN6N	1	1	0	1	1	0
55	DRV7N to SEN6N	1	1	0	1	1	1
56	DRV0N to SEN5N and SEN6N	1	1	1	0	0	0
57	DRV1N to SEN5N and SEN6N	1	1	1	0	0	1
58	DRV2N to SEN5N and SEN6N	1	1	1	0	1	0
59	DRV3N to SEN5N and SEN6N	1	1	1	0	1	1
60	DRV4N to SEN5N and SEN6N	1	1	1	1	0	0
61	DRV5N to SEN5N and SEN6N	1	1	1	1	0	1
62	DRV6N to SEN5N and SEN6N	1	1	1	1	1	0
63	DRV7N to SEN5N and SEN6N	1	1	1	1	1	1

**Table 3** Pulse timing

parameter	symbol	duration	duration at $f_{osc} = 455 \text{ kHz}$ ; $t_{osc} = 2.2 \mu\text{s}$
Modulation period	$t_M$	$12t_{osc}$	$26.4 \mu\text{s}$
Modulation LOW time	$t_{ML}$	$8t_{osc}$	$17.6 \mu\text{s}$
Modulation HIGH time	$t_{MH}$	$4t_{osc}$	$8.8 \mu\text{s}$
Modulation pulse width	$t_{PW}$	$5t_M + t_{MH}$	$140.8 \mu\text{s}$
Basic unit of pulse spacing	$t_o$	$1152t_{osc}$	$2.53 \text{ ms}$
Word length for subsystem addresses			
0 to 7	$t_W$	$55296t_{osc}$	$121.44 \text{ ms}$
8 to 20	$t_W$	$59904t_{osc}$	$132.56 \text{ ms}$
Pulse separation for logic 0	$t_b$	$2t_o$	$5.06 \text{ ms}$
logic 1	$t_b$	$3t_o$	$7.59 \text{ ms}$
reference time	$t_b$	$3t_o$	$7.59 \text{ ms}$
toggle bit	$t_b$	$2t_o$	$5.06 \text{ ms}$
		$3t_o$	$7.59 \text{ ms}$
Start pattern	$t_b$	$2 \times 1.5t_o$	$2 \times 3.79 \text{ ms}$

DEVELOPMENT DATA

## OPERATION

### Keyboard

In the standby mode all drivers DRV0N-DRV6N are ON but are non-conducting due to their open drain configuration. When a key is pressed, a completed drain connection pulls down one or more of the sense lines to ground. Referring to Fig.5, the power-up sequence for the IC commences as a key is pressed. The oscillator becomes active and then, following the debounce time ( $t_{DB}$ ), the output drivers become active successively.

Within the first scan cycle the transmission mode, subsystem address and the selected command code are sensed and loaded into an internal data latch. In a multiple keystroke sequence (Fig.6) the command code is always altered according to the sensed key.

### Multiple keystroke protection

The keyboard is protected against multiple keystrokes. If more than one key is pressed the circuit will not generate a new REMO sequence (Fig.6).

In a multiple keystroke sequence the scan repetition rate is increased to detect the release of the key as soon as possible.

There are two restrictions caused by the special structure of the keyboard matrix:

- The keys switching directly to ground (codes 7, 15, 23, 31, 39, 47, 55, 63) are not completely covered by multiple keystroke protection. If one sense input is switched to ground, other keys on that sense line are ignored.
- The sense lines SEN5N and SEN6N are not protected against multiple keystrokes on the same driver line because this has been used to define codes 56 to 63.

**OPERATION** (continued)**Output sequence**

The output operation starts when the code of the selected key has been loaded into the internal command register. A burst of pulses, including the latched address and command codes, is generated at the output REMO for as long as the key is pressed. The format of the output pulse train is as shown in Figs 3 and 4. The operation is terminated by releasing the key, or by pressing more than one key at the same time. Once a sequence has been started, the transmitted words will always be completed after the key has been released.

The toggle bit T0 is incremented if the key is released for a minimum time  $t_{REL}$  (Fig.5). In a multiple keystroke sequence the toggle bit remains unchanged.

DEVELOPMENT DATA




Fig.5 Single keystroke sequence;  $t_{DB}$  = debounce time =  $4T_o$  to  $9T_o$ ;  $t_{ST}$  = start time =  $5T_o$  to  $10T_o$ ;  $t_{REL}$  = minimum release time =  $T_o$ ;  $t_w$  = word length.




Fig.6 Scan rate multiple keystroke sequence:  $t_{SM}$  = scan rate (multiple keystroke) =  $6T_0$  to  $10T_0$ ;  $t_{DB}$ ,  $t_{ST}$ , and  $t_W$  are as per Fig.5.

**RATINGS**

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	-0.3	+7	V
Input voltage range		$V_I$	-0.3	$V_{DD}+0.3$	V
Output voltage range		$V_O$	-0.3	$V_{DD}+0.3$	V
Total power dissipation					
DIL package (SOT146)		$P_{tot}$	—	300	mW
mini-pack (SO20; SOT163A)		$P_{tot}$	—	200	mW
Power dissipation					
matrix outputs DRV0N to DRV6N		$P_O$	—	50	mW
remote data output REMO		$P_O$	—	200	mW
Operating ambient temperature range		$T_{amb}$	-20	+70	°C
Storage temperature range		$T_{stg}$	-20	+125	°C

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

**CHARACTERISTICS** $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 0\text{ to }+70\text{ °C}$ ; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage		$V_{DD}$	2.0	—	6.5	V
Supply current active	$f_{osc} = 455\text{ kHz}$ ; $V_{DD} = 3\text{ V}$	$I_{DD}$	—	0.25	—	mA
	$V_{DD} = 4.5\text{ V}$	$I_{DD}$	—	0.5	—	mA
	$V_{DD} = 6\text{ V}$	$I_{DD}$	—	1	—	mA
Standby mode	$T_{amb} = 25\text{ °C}$ ; $V_{DD} = 6\text{ V}$	$I_{DD}$	—	—	4	$\mu\text{A}$
Oscillator frequency (ceramic resonator)	$V_{DD} = 2\text{ to }6.5\text{ V}$	$f_{osc}$	350	—	500	kHz
<b>Inputs SEN0N to SEN6N</b>						
Input voltage LOW	$V_{DD} = 2\text{ to }6.5\text{ V}$	$V_{IL}$	—	—	$0.3 V_{DD}$	V
Input voltage HIGH	$V_{DD} = 2\text{ to }6.5\text{ V}$	$V_{IH}$	$0.7 V_{DD}$	—	—	V
Input current (p-channel pull-up)	$V_{IL} = 0\text{ V}$ $V_{DD} = 2\text{ V}$ $V_{DD} = 6.5\text{ V}$	$I_I$ $I_I$	-10 -100	— —	-100 -600	$\mu\text{A}$ $\mu\text{A}$

DEVELOPMENT DATA

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Outputs DRV0N to DRV6N (open drain 1)</b>						
Output voltage ON	$I_O = 0.25 \text{ mA};$ $V_{DD} = 2 \text{ V}$	$V_{OL}$	—	—	0.3	V
	$I_O = 2.5 \text{ mA};$ $V_{DD} = 6.5 \text{ V}$	$V_{OL}$	—	—	0.6	V
Output current OFF	$V_{DD} = 6.5 \text{ V}$	$I_O$	—	—	10	$\mu\text{A}$
<b>Input ADRM</b>						
Input voltage LOW		$V_{IL}$	—	—	$0.4 V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0.85 V_{DD}$	—	—	V
Input current (switched p and n channel pull-up and pull-down)						
pull-up active	$V_I = 0 \text{ V}$ $V_{DD} = 2 \text{ V}$ $V_{DD} = 6.5 \text{ V}$	$I_{IL}$	—10	—	—100	$\mu\text{A}$
		$I_{IL}$	—100	—	—600	$\mu\text{A}$
pull-down active	$V_I = V_{DD}$ $V_{DD} = 2 \text{ V}$ $V_{DD} = 6.5 \text{ V}$	$I_{IH}$	10	—	100	$\mu\text{A}$
		$I_{IH}$	100	—	600	$\mu\text{A}$
<b>Output REMO</b>						
Output voltage HIGH	$I_{OH} = -40 \text{ mA};$ $T_{amb} = 25 \text{ }^\circ\text{C}$ $V_{DD} = 2 \text{ V}$ $V_{DD} = 6.5 \text{ V}$	$V_{OH}$	0.8	—	—	V
		$V_{OH}$	5.0	—	—	V
	$I_{OH} = 0.5 \text{ mA};$ $V_{DD} = 2 \text{ V}$	$V_{OH}$	$0.8 V_{DD}$	—	—	V
Output voltage LOW	$I_{OL} = 0.5 \text{ mA};$ $V_{DD} = 2 \text{ V}$	$V_{OL}$	—	—	0.4	V
	$I_{OL} = 2.0 \text{ mA};$ $V_{DD} = 6.5 \text{ V}$	$V_{OL}$	—	—	0.4	V
<b>Input OSCI</b>						
Input current HIGH	$V_{DD} = 6.5 \text{ V}$	$I_{IH}$	3.0	—	7.0	$\mu\text{A}$
<b>Output OSCO</b>						
Output voltage HIGH	$I_{OH} = 100 \text{ } \mu\text{A};$ $V_{DD} = 6.5 \text{ V}$	$V_{OH}$	$V_{DD} - 0.8$	—	—	V
Output voltage LOW	$I_{OL} = 100 \text{ } \mu\text{A};$ $V_{DD} = 6.5 \text{ V}$	$V_{OL}$	—	—	0.7	V






Fig.7 REMO output stage.

DEVELOPMENT DATA



## INFRARED REMOTE CONTROL DECODERS

### GENERAL DESCRIPTION

The main function of the SAA3009 and SAA3049 ICs is to check and convert the received coded data (RECS80/RC5) into latched binary outputs. The device address can be hard-wired for a particular address allowing several devices in one location. Alternatively, received data with any address can be accepted, the received data and address are then outputs.

### Features

- Decodes 64 remote control commands with a maximum of 32 subaddresses
- Accepts RECS80 codes with pulse position modulation (SAA3004, SAA3007, SAA3008) or RC5 codes with biphasic transmission (SAA3006, SAA3010)
- Available at SAA3009 with 8 high current (10 mA) open-drain outputs and internal pull-ups for direct LED drive via resistors or as SAA3049 for low supply current applications
- Adding circuitry for binary decoding allows a maximum of 2048 commands to be used, for example 1-of-16 decoder (HEF4515)

### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage						
SAA3009	note 1	$V_{CC}$	4.5	5.0	5.5	V
SAA3049	note 2	$V_{CC}$	2.5	—	5.5	V
Supply current						
SAA3009	note 1	$I_{CC}$	—	—	70	mA
SAA3049	note 2	$I_{CC}$	—	1.0	2.0	mA
Oscillator frequency		$f_{osc}$	—	4	—	MHz
Output sink current LOW (pins 1 to 8)						
SAA3009	note 3	$I_{OL}$	—	—	10	mA
SAA3049	note 4	$I_{OL}$	1.6	3.0	—	mA

### Notes to the QUICK REFERENCE DATA

1.  $T_{amb} = 0$  to  $+70$  °C.
2.  $T_{amb} = -40$  to  $+85$  °C.
3. Open-drain with 20 to 50 k $\Omega$  internal pull-up resistor.
4. Open-drain without internal pull-up resistor at  $V_{CC} = 5$  V  $\pm$  10%;  $V_O = 0.4$  V.

### PACKAGE OUTLINES

SAA3009P; SAA3049P: 20 lead DIL; plastic (SOT146).  
SAA3049T: 20 lead mini-pack; plastic (SO20; SOT163A).




Fig.1 System diagram.

7221786

**TRANSMITTERS** (see individual data sheets for full specifications)

- SAA3004  $V_{Batt} = 4$  to  $11$  V (max.);  $7 \times 64 = 448$  commands (RECS80 code)
- SAA3007  $V_{Batt} = 2$  to  $6.5$  V (max.);  $20 \times 64 = 1280$  commands (RECS80 code)
- SAA3008  $V_{Batt} = 2$  to  $6.5$  V (max.);  $20 \times 64 = 1280$  commands (RECS80 code)
- SAA3006  $V_{Batt} = 2$  to  $7.0$  V (max.);  $32 \times 64 = 2048$  commands (RC5 code)
- SAA3010  $V_{Batt} = 2$  to  $7.0$  V (max.);  $32 \times 64 = 2048$  commands (RC5 code)

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage				
SAA3009	$V_{CC}$	-0.5	7.0	V
SAA3049	$V_{CC}$	-0.8	8.0	V
Input voltage (any pin)				
SAA3009	$V_I$	-0.5	7.0	V
SAA3049	$V_I$	-0.8	$V_{CC} + 0.8$	V
DC input/output current				
SAA3009 (pins 1 to 8)	$\pm I_I, \pm I_O$	-	20	mA
SAA3009 (all other pins)	$\pm I_I, \pm I_O$	-	10	mA
SAA3049 (any pin)	$\pm I_I, \pm I_O$	-	10	mA
Total power dissipation				
SAA3009	$P_{tot}$	-	1	W
SAA3049	$P_{tot}$	-	0.5	W
Operating ambient temperature range				
SAA3009	$T_{amb}$	0	+ 70	°C
SAA3049	$T_{amb}$	-40	+ 85	°C
Storage temperature range				
SAA3009	$T_{stg}$	-65	+ 150	°C
SAA3049	$T_{stg}$	-65	+ 150	°C

DEVELOPMENT DATA

**CHARACTERISTICS**

All voltages measured with respect to ground ( $V_{EE} = 0$  V).

SAA3009:  $V_{CC} = 4.5$  to  $5.5$  V;  $T_{amb} = 0$  to  $+70$  °C unless otherwise specified

SAA3049:  $V_{CC} = 2.5$  to  $5.5$  V;  $T_{amb} = -40$  to  $+85$  unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage						
SAA3009		$V_{CC}$	4.5	5.0	5.5	V
SAA3049		$V_{CC}$	2.5	—	5.5	V
Supply current						
SAA3009		$I_{CC}$	—	—	70	mA
SAA3049		$I_{CC}$	—	0.8	2.0	mA
<b>Input signals (pin 9)</b>						
Input voltage HIGH						
SAA3009		$V_{IH}$	2.0	—	$V_{CC} + 0.5$	V
SAA3049		$V_{IH}$	$0.7 V_{CC}$	—	$V_{CC}$	V
Input voltage LOW	active					
SAA3009		$V_{IL}$	0.5	—	0.8	V
SAA3049		$V_{IL}$	0	—	$0.3 V_{CC}$	V
<b>Mode selection (pin 11)</b>						
Input voltage HIGH	note 1					
SAA3009		$V_{IH}$	2.0	—	$V_{CC} + 0.5$	V
SAA3049		$V_{IH}$	$0.7 V_{CC}$	—	$V_{CC}$	V
Input voltage LOW	note 2					
SAA3009		$V_{IL}$	-0.5	—	0.8	V
SAA3049		$V_{IL}$	0	—	$0.3 V_{CC}$	V
<b>Command received indicator and mode control (pin 19)</b>	note 3					
Input voltage HIGH						
SAA3009		$V_{IH}$	3.0	—	$V_{CC} + 0.5$	V
SAA3049		$V_{IH}$	$0.7 V_{CC}$	—	$V_{CC}$	V
Input voltage LOW						
SAA3009		$V_{IL}$	-0.5	—	1.5	V
SAA3049		$V_{IL}$	0	—	$0.3 V_{CC}$	V
<b>Crystal oscillator</b>						
Oscillator frequency	note 4	$f_{osc}$	—	4	—	MHz

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>SAA3009 OUTPUTS</b>						
<b>10 mA open-drain with internal pull-up resistor</b> (pins 1 to 8)						
Output voltage HIGH	$I_{OH} = -50 \mu A$	$V_{OH}$	2.4	—	$V_{CC}$	V
Output voltage LOW	$I_{OL} = 10 \text{ mA}$	$V_{OL}$	—	—	1.0	V
Output sink current LOW		$I_{OL}$	—	—	10	mA
<b>5 mA open-drain without internal pull-up resistor</b> (pins 18 and 19)						
Output voltage HIGH		$V_{OH}$	—	—	$V_{CC}$	V
Output voltage LOW	$I_{OL} = 5 \text{ mA}$	$V_{OL}$	—	—	0.45	V
Output sink current LOW		$I_{OL}$	—	—	5	mA
<b>1.6 mA open-drain with internal pull-up resistor</b> (pins 15, 16 and 17)						
Output voltage HIGH		$V_{OH}$	—	—	$V_{CC}$	V
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	—	—	0.45	V
Output sink current LOW		$I_{OL}$	—	—	1.6	mA
<b>SAA3049 OUTPUTS</b>						
<b>Open-drain without internal pull-up resistor</b>						
Output sink current LOW	note 5 $V_{CC} = 5 \text{ V} \pm 10\%$ ; $V_{OL} = 0.4 \text{ V}$	$I_{OL}$	1.6	3.0	—	mA

**Notes to the characteristics**

1. RECS80 decoder for transmitters SAA3004, SAA3007 or SAA3008; SAA3009 has an internal pull-up resistor.
2. RC5 decoder for transmitters SAA3006 or SAA3010.
3. With pin 19 = HIGH, then pins 7, 8, 15, 16 and 17 are address inputs.  
With pin 19 = LOW, then pins 7, 8, 15, 16 and 17 are 4 or 5 address received outputs.  
In Figs 4, 5 and 6 this HIGH/LOW switching is dependent on whether the transistor on pin 19 is fed via a series resistor or not. In both applications pin 19, which toggles several times (see Fig.3) while a valid command is acknowledged, can be used to activate (flash) an LED indicator.
4. A quartz crystal with a frequency of 4 MHz is recommended for the standard transmitter application.
4. Application as output requires connection of an external pull-up resistor.

**CHARACTERISTICS (continued)**

**Reset (pin 14)**

The simple circuit is shown in Figs 4, 5 and 6. The alternative reset circuit shown in Fig.2 protects against short term power supply transients by generating a reset.




Fig.2 Proposed improved reset circuit.

**Infrared signal input (pin 9)**

This pin is sensitive to a negative-going edge.

**Command received indicator (pin 19)**





Fig.3 Output diagram of command acknowledge.




DEVELOPMENT DATA



- (1) only for subaddress 8 to 20.
  - (2) only for SAA3009.
  - (3) only for SAA3049.
  - (4) subaddress range:
    - when LOW (subaddress 8 to 20) pin 15 is connected to ground
    - when HIGH (subaddress 1 to 7) pin 15 is open (SAA3009)
    - when HIGH (subaddress 1 to 7) pin 15 is connected via pull-up resistor to VCC (SAA3049)
- Fig.4 Remote control decoder with latched 11 (10) -bit parallel outputs (10 (9) -bits inverted) for use with transmitter types SAA3004, SAA3007 or SAA3008; pin 11 is HIGH for RECS80 code.

APPLICATION INFORMATION (continued)




(1) only for SAA3009.

(2) only for SAA3049.

Fig.5 Remote control decoder with latched 12-bit parallel outputs (11 bits inverted) for use with transmitter types SAA3006 or SAA3010; pin 11 is LOW for RC5 code.

DEVELOPMENT DATA



- (1) only for SAA3009.
- (2) only for SAA3049.
- (3) address inputs:

- when LOW address input pin is connected to ground
- when HIGH address input pin is open (SAA3009)
- when HIGH address input pin is connected via pull-up resistor to V<sub>CC</sub> (SAA3049)
- (4) subaddress range RECS80 code:
- when LOW (subaddress 8 to 20) pin 15 is connected to ground
- when HIGH (subaddress 1 to 7) pin 15 is open (SAA3009)
- when HIGH (subaddress 1 to 7) pin 15 is connected via pull-up resistor to V<sub>CC</sub> (SAA3049)

Fig.6 Remote control decoder for up to 20 subaddresses with 6 + 1-bit parallel outputs (RECS80 code). Decoder is set for required subaddress by holding address pins HIGH or LOW. Pin 11 is HIGH for use with transmitter types SAA3004, SAA3007 or SAA3008 (RECS80 code). Pin 11 is LOW for use with transmitter types SAA3006 or SAA3010 (RC5 code). Remote control decoder for up to 32 subaddresses with 6 + 1-bit parallel outputs (RC5 code).



FOR DETAILED INFORMATION SEE RELEVANT DATA BOOK OR DATA SHEET

## INFRARED REMOTE CONTROL TRANSMITTER (RC-5)

### GENERAL DESCRIPTION

The SAA3027 is intended for a general purpose (RC-5) infrared remote control system. The device can generate 2048 different commands and utilizes a keyboard with a single-pole switch per key. The commands are arranged so that 32 systems can be addressed, each system containing 64 different commands.

The circuit response to legal (one key pressed at a time) and illegal (more than one key pressed at a time) keyboard operation is specified later in this publication (see KEY ACTIVITIES).

### Features

- Transmitter for 32 x 64 commands
- One transmitter controls 32 systems
- Very low current consumption
- For infrared transmission link
- Transmission by biphasic technique
- Short transmission times; speed-up of system reaction time
- LC oscillator; no crystal required
- Input protection
- Test mode facility

### QUICK REFERENCE DATA

Supply voltage range	$V_{DD}$	4,75 to 12,6	V
Input voltage range	$V_I$	-0,5 to ( $V_{DD} + 0,5$ ) V*	
Input current	$\pm I_I$	max. 10	mA
Output voltage range	$V_O$	-0,5 to ( $V_{DD} + 0,5$ ) V*	
Output current	$\pm I_O$	max. 10	mA
Operating ambient temperature range	$T_{amb}$	-25 to +85	°C

\*  $V_{DD} + 0,5$  V not to exceed 15 V.

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT117).




Fig. 1 Block diagram.





Fig. 2 Pinning diagram.

**PINNING**

14	V <sub>SS</sub>	negative supply (ground)
28	V <sub>DD</sub>	positive supply
21	X0	} keyboard command inputs with P-channel pull-up transistors
22	X1	
23	X2	
24	X3	
25	X4	
26	X5	
27	X6	
1	X7	} keyboard system inputs with P-channel pull-up transistors
3	Z0	
4	Z1	
5	Z2	
6	Z3	} system mode selection input test pin
2	SSM	
19	TP	} oscillator input oscillator output
18	OSC1	
20	OSC0	} scan driver outputs with open drain N-channel transistors
17	DR0	
16	DR1	
15	DR2	
13	DR3	
12	DR4	
11	DR5	
10	DR6	} remote signal outputs (3-state outputs)
9	DR7	
7	MDATA	}
8	DATA	

DEVELOPMENT DATA



- (1) Programming inputs for operating modes, test mode and reset.
- (2) Remote signal outputs.
- (3) Keyboard command code matrix 8 x 8.
- (4) Keyboard system code matrix 4 x 8.

Fig. 3 Keyboard interconnection.



## FUNCTIONAL DESCRIPTION

### Combined system mode (SSM = LOW)

The X and Z-lines are active HIGH in the quiescent state. Legal key operation either in the X-DR or Z-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the DR-outputs are switched off and two scan cycles are started, switching on the DR-outputs one by one. When a Z or X-input senses a LOW level, a latch-enable signal is fed to the system address or command latches, depending on whether sensing was found in the Z or X-input matrix. After latching a system address number, the device will generate the last command (i.e. all command bits '1') in the chosen system as long as the key is pressed. Latching of a command number causes the device to generate this command together with the system address number stored in the system address latch. Releasing the key will reset the internal action if no data is transmitted at that time. Once the transmission is started, the signal will be finished completely.

### Single system mode (SSM = HIGH)

The X-lines are active HIGH in the quiescent state; the pull-up transistors of the Z-lines are switched off and the inputs are disabled. Only legal key operation in the X-DR matrix starts the debounce cycle. When the contact is made for two bit times without interruption, the oscillator-enable signal is latched and the key may be released. Interruption within the two bit times resets the internal action. At the end of the debounce time, the pull-up transistors in the X-lines are switched off, those in the Z-lines are switched on during the first scan cycle. The wired connection in the Z-matrix is then translated into a system address number and stored in the system address latch. At the end of the first scan cycle the pull-up transistors in the Z-lines are switched off and the inputs are disabled again, while the transistors in the X-lines are switched on. The second scan cycle produces the command number which, after latching, is transmitted together with the system address number.

### Inputs

The command inputs X0 to X7 carry a logical '1' in the quiescent state by means of an internal pull-up transistor. When SSM is LOW, the system inputs Z0 to Z3 also carry a logical '1' in the quiescent state by means of an internal pull-up transistor.

When SSM is HIGH, the transistors are switched off and no current flows via the wired connection in the Z-DR matrix.

### Oscillator

OSCI and OSCO are the input/output respectively of a two-pin oscillator. The oscillator is formed externally by one inductor and two capacitors and operates at 72 kHz (typical).

### Key-release detection

An extra control bit is added which will be complemented after key-release. In this way the decoder gets an indication that shows if the next code is to be considered as a new command. This is very important for multi-digit entry (e.g. by channel numbers or Teletext/Viewdata pages). The control bit will only be complemented after finishing at least one code transmission. The scan cycles are repeated before every code transmission, so that, even by 'take-over' of key operation during code transmission, the correct system and command numbers are generated.

**FUNCTIONAL DESCRIPTION** (continued)**Outputs**

The output DATA carries the generated information according to the format given in Fig. 4 and Tables 1 and 2. The code is transmitted in biphase; definitions of logical '1' and '0' are given in Fig. 5.

The code consists of four parts:

- Start part formed by 2 bits (two times a logical '1');
- Control part formed by 1 bit;
- System part formed by 5 bits;
- Command part formed by 6 bits.

The output MDATA carries the same information as output DATA but is modulated on a carrier frequency of half the oscillator frequency, so that each bit is presented as a burst of 32 oscillator periods. To reduce power consumption, the carrier frequency has a 25% duty cycle.

In the quiescent state, both outputs are non-conducting (3-state outputs). The scan drivers DR0 to DR7 are of the open drain N-channel type and are conducting in the quiescent state of the circuit. After a legal key operation, a scanning procedure is started so that they are switched into the conducting state one after the other.

**Reset action**

The circuit will be reset immediately when a key release occurs during:

- debounce time;
- between two codes.

When a key release occurs during scanning of the matrix, a reset action will be accomplished if:

- the key is released while one of the driver outputs is in the low-ohmic '0' state;
- the key is released before detection of that key;
- there is no wired connection in the Z-DR matrix while SSM is HIGH.

**Test pin**

The test pin TP is an input which can be used for testing purposes.

When LOW, the circuit operates normally.

When HIGH, all pull-up transistors are switched off, the control bit is set to zero and the output data is  $2^6$  times faster than normal.

When Z2 = Z3 = LOW, the counter will be reset to zero.

**KEY ACTIVITIES**

Every connection of one X-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating more than one X-input at a time is an illegal keyboard operation and no circuit action is taken (oscillator does not start).

When SSM is LOW, every connection of one Z-input and one DR-output is recognized as a legal keyboard operation and causes the device to generate the corresponding code.

Activating two or more Z-inputs, or Z-inputs and X-inputs, at one time is an illegal keyboard operation and no circuit action is taken.

When SSM is HIGH, a wired connection must be made between a Z-input and a DR-output. If no connection is made, the code is not generated.

When one X or Z-input is connected to more than one DR-output, the last scan signal is considered legal.

The maximum allowable value of the contact series resistance of the keyboard switches is 10 k $\Omega$ .

*Z2 or Z3 must be connected to V<sub>DD</sub> to avoid unwanted supply current.*




Fig. 4 DATA output format (RC-5).

DEVELOPMENT DATA




Fig. 5 Biphase transmission code; 1 bit time =  $2^7 \times T_{OSC} = 1,778$  ms (typical), where  $T_{OSC}$  is the oscillator period time.

Table 1 Command matrix X-DR

code no.	X-lines X. .							DR-lines DR. .							command bits C. .							
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0
0	•								•								0	0	0	0	0	0
1	•									•							0	0	0	0	0	1
2	•										•						0	0	0	0	1	0
3	•											•					0	0	0	0	1	1
4	•												•				0	0	0	1	0	0
5	•													•			0	0	0	1	0	1
6	•														•		0	0	0	1	1	0
7	•															•	0	0	0	1	1	1
8		•							•								0	0	1	0	0	0
9		•								•							0	0	1	0	0	1
10		•									•						0	0	1	0	1	0
11		•										•					0	0	1	0	1	1
12		•											•				0	0	1	1	0	0
13		•												•			0	0	1	1	0	1
14		•													•		0	0	1	1	1	0
15		•														•	0	0	1	1	1	1
16			•						•								0	1	0	0	0	0
17			•							•							0	1	0	0	0	1
18			•								•						0	1	0	0	1	0
19			•									•					0	1	0	0	1	1
20			•										•				0	1	0	1	0	0
21			•											•			0	1	0	1	0	1
22			•												•		0	1	0	1	1	0
23			•													•	0	1	0	1	1	1
24				•					•								0	1	1	0	0	0
25				•						•							0	1	1	0	0	1
26				•							•						0	1	1	0	1	0
27				•								•					0	1	1	0	1	1
28				•									•				0	1	1	1	0	0
29				•										•			0	1	1	1	0	1
30				•											•		0	1	1	1	1	0
31				•												•	0	1	1	1	1	1

DEVELOPMENT DATA

code no.	X-lines X..								DR-lines DR..								command bits C..					
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	5	4	3	2	1	0
32					•				•								1	0	0	0	0	0
33					•					•							1	0	0	0	0	1
34					•						•						1	0	0	0	1	0
35					•							•					1	0	0	0	1	1
36					•								•				1	0	0	1	0	0
37					•									•			1	0	0	1	0	1
38					•										•		1	0	0	1	1	0
39					•											•	1	0	0	1	1	1
40						•				•							1	0	1	0	0	0
41						•					•						1	0	1	0	0	1
42						•						•					1	0	1	0	1	0
43						•							•				1	0	1	0	1	1
44						•								•			1	0	1	1	0	0
45						•									•		1	0	1	1	0	1
46						•										•	1	0	1	1	1	0
47						•											1	0	1	1	1	1
48							•			•							1	1	0	0	0	0
49							•				•						1	1	0	0	0	1
50							•					•					1	1	0	0	1	0
51							•						•				1	1	0	0	1	1
52							•							•			1	1	0	1	0	0
53							•								•		1	1	0	1	0	1
54							•									•	1	1	0	1	1	0
55							•										1	1	0	1	1	1
56								•		•							1	1	1	0	0	0
57								•			•						1	1	1	0	0	1
58								•				•					1	1	1	0	1	0
59								•					•				1	1	1	0	1	1
60								•						•			1	1	1	1	0	0
61								•							•		1	1	1	1	0	1
62								•								•	1	1	1	1	1	0
63								•									1	1	1	1	1	1

Table 2 System matrix Z-DR

system no.	Z-lines Z..				DR-lines DR..								system bits S..				
	0	1	2	3	0	1	2	3	4	5	6	7	4	3	2	1	0
0	•				•								0	0	0	0	0
1	•					•							0	0	0	0	1
2	•						•						0	0	0	1	0
3	•							•					0	0	0	1	1
4	•								•				0	0	1	0	0
5	•									•			0	0	1	0	1
6	•										•		0	0	1	1	0
7	•											•	0	0	1	1	1
8		•			•								0	1	0	0	0
9		•				•							0	1	0	0	1
10		•					•						0	1	0	1	0
11		•						•					0	1	0	1	1
12		•							•				0	1	1	0	0
13		•								•			0	1	1	0	1
14		•									•		0	1	1	1	0
15		•										•	0	1	1	1	1
16			•		•								1	0	0	0	0
17			•			•							1	0	0	0	1
18			•				•						1	0	0	1	0
19			•					•					1	0	0	1	1
20			•						•				1	0	1	0	0
21			•							•			1	0	1	0	1
22			•								•		1	0	1	1	0
23			•									•	1	0	1	1	1
24				•	•								1	1	0	0	0
25				•		•							1	1	0	0	1
26				•			•						1	1	0	1	0
27				•				•					1	1	0	1	1
28				•					•				1	1	1	0	0
29				•						•			1	1	1	0	1
30				•							•		1	1	1	1	0
31				•								•	1	1	1	1	1

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $V_{SS}$	$V_{DD}$	-0,5 to +15	V
Input voltage range	$V_I$	-0,5 to ( $V_{DD} + 0,5$ )	V*
Input current	$\pm I_I$	max. 10	mA
Output voltage range	$V_O$	-0,5 to ( $V_{DD} + 0,5$ )	V*
Output current	$\pm I_O$	max. 10	mA
Power dissipation output OSC0	$P_O$	max. 50	mW
Power dissipation per output (all other outputs)	$P_O$	max. 100	mW
Total power dissipation per package	$P_{tot}$	max. 200	mW
Operating ambient temperature range	$T_{amb}$	-25 to +85	°C
Storage temperature range	$T_{stg}$	-55 to +150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

DEVELOPMENT DATA

\*  $V_{DD} + 0,5$  V not to exceed 15 V.

## CHARACTERISTICS

 $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -25\text{ to }85\text{ }^{\circ}\text{C}$  unless otherwise specified

parameter	$V_{DD}$ (V)	symbol	min.	typ.	max.	unit
Supply voltage	—	$V_{DD}$	4,75	—	12,6	V
Supply current at $I_O = 0\text{ mA}$ for all outputs; X0 to X7 and Z3 at $V_{DD}$ ; all other inputs at $V_{DD}$ or $V_{SS}$ ; excluding leakage current from open drain N-channel outputs; $T_{amb} = 25\text{ }^{\circ}\text{C}$	12,6	$I_{DD}$	—	—	10	$\mu\text{A}$
<b>Inputs</b>						
Keyboard inputs X and Z with P-channel pull-up transistors						
Input current (each input) at $V_I = 0\text{ V}$ ; TP = SSM = LOW	4,75 to 12,6	$-I_I$	10	—	300	$\mu\text{A}$
Input voltage HIGH	4,75 to 12,6	$V_{IH}$	$0,7 \times V_{DD}$	—	$V_{DD}$	V
Input voltage LOW	4,75 to 12,6	$V_{IL}$	0	—	$0,3 \times V_{DD}$	V
Input leakage current at $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; TP = HIGH; $V_I = 12,6\text{ V}$	12,6	$I_{IR}$	—	—	1	$\mu\text{A}$
$V_I = 0\text{ V}$	12,6	$-I_{IR}$	—	—	1	$\mu\text{A}$
SSM, TP and OSCI inputs						
Input voltage HIGH	4,75 to 12,6	$V_{IH}$	$0,7 \times V_{DD}$	—	$V_{DD}$	V
Input voltage LOW	4,75 to 12,6	$V_{IL}$	0	—	$0,3 \times V_{DD}$	V
Input leakage current at $T_{amb} = 25\text{ }^{\circ}\text{C}$ ; $V_I = 12,6\text{ V}$	12,6	$I_{IR}$	—	—	1	$\mu\text{A}$
$V_I = 0\text{ V}$	12,6	$-I_{IR}$	—	—	1	$\mu\text{A}$
<b>Outputs</b>						
DATA, MDATA outputs						
Output voltage HIGH at $-I_{OH} = 0,8\text{ mA}$	4,75 to 12,6	$V_{OH}$	$V_{DD} - 0,6$	—	—	V
Output voltage LOW at $I_{OL} = 0,8\text{ mA}$	4,75 to 12,6	$V_{OL}$	—	—	0,4	V
Output leakage current at: $V_O = 12,6\text{ V}$	12,6	$I_{OR}$	—	—	10	$\mu\text{A}$
$V_O = 0\text{ V}$	12,6	$-I_{OR}$	—	—	20	$\mu\text{A}$
$T_{amb} = 25\text{ }^{\circ}\text{C}$ ; $V_O = 12,6\text{ V}$	12,6	$I_{OR}$	—	—	1	$\mu\text{A}$
$V_O = 0\text{ V}$	12,6	$-I_{OR}$	—	—	2	$\mu\text{A}$



DEVELOPMENT DATA

parameter	V <sub>DD</sub> (V)	symbol	min.	typ.	max.	unit
<b>DR0 to DR7 outputs</b>						
Output voltage LOW ; at I <sub>OL</sub> = 0,35 mA	4,75 to 12,6	V <sub>OL</sub>	—	—	0,4	V
Output leakage current at V <sub>O</sub> = 12,6 V	12,6	I <sub>OR</sub>	—	—	10	μA
at V <sub>O</sub> = 12,6 V ; T <sub>amb</sub> = 25 °C	12,6	I <sub>OR</sub>	—	—	1	μA
<b>OSCO output</b>						
Output voltage HIGH at -I <sub>OH</sub> = 0,2 mA ; OSCI = V <sub>SS</sub>	4,75 to 12,6	V <sub>OH</sub>	V <sub>DD</sub> - 0,6	—	—	V
Output voltage LOW at -I <sub>OL</sub> = 0,45 mA ; OSCI = V <sub>DD</sub>	4,75 to 12,6	V <sub>OL</sub>	—	—	0,5	V
<b>Oscillator</b>						
Maximum oscillator frequency at C <sub>L</sub> = 40 pF (Figs 6 and 7)	4,75	f <sub>OSCI</sub>	75	72	—	kHz
	6	f <sub>OSCI</sub>	120	72	—	kHz
	12,6	f <sub>OSCI</sub>	300	72	—	kHz




Fig. 6 Typical normalized input frequency as a function of the load (keyboard) capacitance.




Fig. 7 Test circuit for measurement of maximum oscillator frequency.





## INFRARED REMOTE CONTROL TRANSCODER (RC-5)

### GENERAL DESCRIPTION

The SAA3028 is intended for use in general purpose (RC-5) remote control systems. The main function of this integrated circuit is to convert RC-5 biphasic coded signals into equivalent binary values. Two input circuits are available: one for RC-5 coded signals only; the other is selectable to accept (1) RC-5 coded signals only, or (2) RC-5 (extended) coded signals only. The input used is that at which an active code is first detected. Coded signals not in RC-5/RC-5(ext) format are rejected. Data input and output is by serial transfer, the output interface being compatible for I<sup>2</sup>C bus operation.

### Features

- Converts RC-5 or RC-5(ext) biphasic coded signals into binary equivalents
- Two data inputs, one fixed (RC-5), one selectable (RC-5/RC-5(ext))
- Rejects all codes not in RC-5/RC-5(ext) format
- I<sup>2</sup>C output interface capability
- Power-off facility
- Master/slave addressable for multi-transmitter/receiver applications in RC-5(ext) mode
- Power-on-reset for defined start-up

### QUICK REFERENCE DATA

Supply voltage range	V <sub>DD</sub>	4,5 to	5,5 V
Supply current (quiescent) at V <sub>DD</sub> = 5,5 V; T <sub>amb</sub> = 25 °C	I <sub>DD</sub>	max.	200 μA
Operating ambient temperature range	T <sub>amb</sub>	-25 to	+85 °C

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT 38Z).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

1	DAV	data valid output with open drain N-channel transistor
2	MA0	} master address inputs
3	MA1	
4	MA2	
5	RC5	data 2 input select
6	OSCI	oscillator input
7	OSCO	oscillator output
8	VSS	negative supply (ground)
9	SCL	} I <sup>2</sup> C bus
10	SDA	
11	DATA 2	data 2 input
12	DATA 1	data 1 input
13	PO	power-off signal output with open drain N-channel transistor
14	ENB	enable input
15	SSB	set standby input
16	VDD	positive supply (+5 V)

**FUNCTIONAL DESCRIPTION**

**Input function**

The two data inputs are accepted into the buffer as follows:

- DATA 1. Only biphasse coded signals which conform to the RC-5 format are accepted at this input.
- DATA 2. This input performs according to the logic state of the select input RC5. When RC5 = HIGH, DATA 2 input will accept only RC-5 coded signals. When RC5 = LOW, DATA 2 input will accept only RC-5(ext) coded signals.

The input detector selects the input, DATA 1 or DATA 2, in which a HIGH to LOW transition is first detected. The selected input is then accepted by the buffer for code conversion. All signals received that are not in the RC-5 or RC-5(ext) format are rejected.

Formats of RC-5 and RC-5(ext) biphasse coded signals are shown in Figs 3 and 4 respectively; the codes commence from the left of the formats shown. The bit-times of the biphasse codes are defined in Fig. 5.

DEVELOPMENT DATA




Fig. 3 RC-5 code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).




Fig. 4 RC-5(extended) code format: the first start bit is used only for detection and input gain-setting; stop time = 1,5 bit-times (nominal).




Fig. 5 Biphasse code definition: RC-5 bit-time =  $2^7 \times T_{OSC} = 1,778$  ms (typical); RC-5(ext) bit-time =  $2^6 \times T_{OSC} = 0,89$  ms (typical), where  $T_{OSC}$  = the oscillator period time.

**FUNCTIONAL DESCRIPTION** (continued)

More information is added to the input data held in the buffer in order to make it suitable for transmission via the I<sup>2</sup>C interface. The information now held in the buffer is as follows:

RC-5 buffer contents		RC-5(ext) buffer contents	
● data valid indicator	1 bit	● data valid indicator	1 bit
● format indicator	1 bit	● format indicator	1 bit
● input indicator	1 bit	● input indicator	1 bit
● control	1 bit	● master address	3 bits
● address data	5 bits	● control	8 bits
● command data	6 bits	● slave address	8 bits
		● data	8 bits

The information assembled in the buffer is subjected to the following controls before being made available at the I<sup>2</sup>C interface:

ENB = HIGH      Enables the set standby input SSB.

SSB = LOW      Causes power-off output PO to go HIGH.

PO = HIGH      This occurs when the set standby input SSB = LOW and allows the existing values in the buffer to be overwritten by the new binary equivalent values. After ENB = LOW, SSB is don't care.

PO = LOW      This occurs according to the type of code being processed, as follows:

RC-5. When the binary equivalent value is transferred to the buffer.

RC-5(ext). When the reset standby bit is active and the master address bits are equal in value to the MA0, MA1, MA2 inputs.

At power-on, PO is reset to LOW.

DAV = HIGH      This occurs when the buffer contents are valid. If the buffer is not empty, or an output transfer is taking place, then the new binary values are discarded.

**Output function**

The data is assembled in the buffer in the format shown in Fig. 6 for RC-5 binary equivalent values, or in the format shown in Fig. 7 for RC-5(ext) binary equivalent values. The data is output serially, starting from the left of the formats shown in Figs 6 and 7.




Fig. 6 RC-5 binary equivalent value format.




Fig. 7 RC-5(ext) binary equivalent value format.


DEVELOPMENT DATA

The output signal DAV, derived in the buffer from the data valid bit, is provided to facilitate use of the transcoder on an interrupt basis. This output is reset to LOW during power-on.

The I<sup>2</sup>C interface allows transmission on a bidirectional, two-wire I<sup>2</sup>C bus. The interface is a slave transmitter with a built-in slave address, having a fixed 7-bit binary value of 0100110. Serial output of the slave address onto the I<sup>2</sup>C bus starts from the left-hand bit.

**Oscillator**

The oscillator can comprise a ceramic resonator circuit as shown in Fig. 8. The typical frequency of oscillation is 455 kHz.



(1) Catalogue number of ceramic resonator: 2422 540 98008.

Fig. 8 Oscillator circuit.

FUNCTIONAL DESCRIPTION (continued)

I<sup>2</sup>C bus transmission

Formats for I<sup>2</sup>C transmission in low and high speed modes are shown respectively in Figs 9 and 10.




Fig. 9 Format for transmission in I<sup>2</sup>C low speed mode.




Fig. 10 Format for transmission in I<sup>2</sup>C high speed mode.

Note to Figures 9 and 10

When R/W bit = 0; the slave generates a NACK (negative acknowledge), leaves the data line HIGH and waits for a stop (P) condition.

When the receiver generates a NACK; the slave leaves the data line HIGH and waits for P (the slave acting as if all data has been transmitted).

When all data has been transmitted, the data line remains HIGH and the slave waits for P.



**RATINGS**


Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range with respect to $V_{SS}$	$V_{DD}$	-0,5 to	+ 15 V
Input voltage range	$V_I$	-0,5 to ( $V_{DD}+0,5$ ) V*	
Input current	$\pm I_I$	max.	10 mA
Output voltage range	$V_O$	-0,5 to ( $V_{DD}+0,5$ ) V*	
Output current	$\pm I_O$	max.	10 mA
Power dissipation output OSCO	$P_O$	max.	50 mW
Power dissipation per output (all other outputs)	$P_O$	max.	100 mW
Total power dissipation per package	$P_{tot}$	max.	200 mW
Operating ambient temperature range	$T_{amb}$	-25 to	+ 85 °C
Storage temperature range	$T_{stg}$	-55 to	+ 150 °C

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

DEVELOPMENT DATA



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

\*  $V_{DD} + 0,5$  V not to exceed 15 V.

## CHARACTERISTICS

 $V_{SS} = 0 \text{ V}; T_{amb} = -25 \text{ to } 85 \text{ }^\circ\text{C}$  unless otherwise specified

parameter	$V_{DD}$ (V)	symbol	min.	typ.	max.	unit
Supply voltage	—	$V_{DD}$	4,5	—	5,5	V
Supply current; quiescent at $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	$I_{DD}$	—	—	200	$\mu\text{A}$
<b>Inputs</b>						
MA0, MA1, MA2, DATA 1, DATA 2, RC5, SCL, ENB, SSB, OSC1						
Input voltage HIGH	4,5 to 5,5	$V_{IH}$	$0,7 \times V_{DD}$	—	$V_{DD}$	V
Input voltage LOW	4,5 to 5,5	$V_{IL}$	0	—	$0,3 \times V_{DD}$	V
Input leakage current at $V_I = 5,5 \text{ V};$ $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	$I_I$	—	—	1	$\mu\text{A}$
Input leakage current at $V_I = 0 \text{ V};$ $T_{amb} = 25 \text{ }^\circ\text{C};$	5,5	$-I_I$	—	—	1	$\mu\text{A}$
<b>Outputs</b>						
DAV, PO						
Output voltage LOW at $I_{OL} = 1,6 \text{ mA}$	4,5 to 5,5	$V_{OL}$	—	—	0,4	V
Output leakage current at $V_O = 5,5 \text{ V};$ $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	$I_{OR}$	—	—	1	$\mu\text{A}$
OSCO						
Output voltage HIGH at $-I_{OH} = 0,2 \text{ mA}$	4,5 to 5,5	$V_{OH}$	$V_{DD} - 0,5$	—	—	V
Output voltage LOW at $I_{OL} = 0,3 \text{ mA}$	4,5 to 5,5	$V_{OL}$	—	—	0,4	V
Output leakage current at $T_{amb} = 25 \text{ }^\circ\text{C};$ $V_O = 5,5 \text{ V}$	5,5	$I_{OR}$	—	—	1	$\mu\text{A}$
$V_O = 0 \text{ V}$	5,5	$I_{OR}$	—	—	1	$\mu\text{A}$
SDO						
Output voltage LOW at $I_{OL} = 2 \text{ mA}$	4,5 to 5,5	$V_{OL}$	—	—	0,4	V
Output leakage current at $V_O = 5,5 \text{ V};$ $T_{amb} = 25 \text{ }^\circ\text{C}$	5,5	$I_{OR}$	—	—	1	$\mu\text{A}$
<b>Oscillator</b>						
Max. oscillator frequency (Fig. 8)	4,75	$f_{OSCI}$	500	—	—	kHz



## VPS DATALINE PROCESSOR

### GENERAL DESCRIPTION

The SAA4700 is a bipolar integrated circuit designed for use in dataline receivers and incorporates a dataline slicer and decoder. The slicer extracts the dataline signal from the video signal and regenerates the dataline clock. It also provides signals for the decoder. The decoder decodes the binary data that is transmitted in line 16 of every first field of a composite video signal (Video Programming Signal and Video-recording Programming by Teletext, VPS and VPT systems). The decoded information (words 5 and 11 to 14) is accessed via the built-in I<sup>2</sup>C-bus interface. The information can then be used to program a video cassette recorder to start and stop the recording of a television program at the correct time, regardless of a delay or extension in the transmission time of the required program.

### Features

- Adaptive sync slicer with buffered composite sync output
- Adaptive data slicer
- Dataline clock regenerator
- Field selection and line 16 decoding
- Startcode and biphasic check
- Storage of dataline information
- I<sup>2</sup>C-bus transmitter

### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply voltage</b> (pins 15 and 16)		V <sub>p</sub>	4.5	5	5.5	V
<b>Supply current</b> (pins 15 and 16)	V <sub>p</sub> = 5 V	I <sub>p</sub>	—	20	25	mA
<b>Composite video amplitude</b> (sync-to-white)		CVBS <sub>I</sub>	0.5	1.0	1.4	V

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).




Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

- 1 Data slicer input
  - 2 Sync separator input
  - 3 Analogue ground
  - 4 Digital ground
  - 5 Black level
  - 6 Composite sync output
  - 7 Address input
  - 8 Serial clock input
  - 9 Serial data input/output
  - 10 External reset input
  - 11 Test line 16
  - 12 Data available output
  - 13 Oscillator input
  - 14 Test clock pulse
  - 15 Digital supply voltage
  - 16 Analogue supply voltage
  - 17 Phase detector
  - 18 Not connected
- } composite video  
 } burst sync (CVBS)  
 } I<sup>2</sup>C-bus

DEVELOPMENT DATA

## FUNCTIONAL DESCRIPTION

### Dataline 16

The information contained on dataline 16 consists of fifteen 8-bit words. The total information content is shown in Fig. 4. A timing diagram of dataline 16 is shown in Fig. 5 and a survey of the Video Tape Recorder (VTR) control labels is shown in Fig. 6.

From the fifteen 8-bit words, the SAA4700 extracts words 5 and 11 to 14. The contents of these words can be requested via the built-in I<sup>2</sup>C-bus interface. The circuit is fully transparent, thus each bit is transferred without modification with only the sequence of words being changed. Words 11 to 14 are transmitted first followed by word 5.

By evaluating the sliced sync signal the SAA4700 can identify the beginning of dataline 16 in the first field. The dataline decoder stage releases the start code detector. When a correct start code is detected (for timing of start code detection see Fig. 7) words 5 and 11 to 14 are decoded, checked for biphasic errors and stored in a register bank. If no biphasic error has occurred, the contents of the register bank are transferred to a second register bank by the data valid control signal. If the system has been addressed, this transfer will be delayed until the next start or stop condition of the I<sup>2</sup>C-bus has been received.

The last bit of correct information on the dataline remains available until it is read via the I<sup>2</sup>C-bus. Once the stored information has been read it is considered to be no longer valid and the internal new data flag is reset. Subsequently, if the circuit is addressed, the only VPS data that will be sent back is "FFF . . . F". The same conditions apply after power-up when no data can be read out. New data is available after reception of another error-free dataline 16.

### External $\overline{\text{RESET}}$ (pin 10)

The SAA4700 provides an internal power-on reset. When using this facility pin 10 should be connected to  $V_p$  or, if External  $\overline{\text{RESET}}$  is to be used pin 10 should be connected to  $V_p$  via a 10 k $\Omega$  pull-up resistor.

When External  $\overline{\text{RESET}}$  is used, pin 10 is active LOW and forces the following:

- I<sup>2</sup>C-bus not to acknowledge
- Data available output ( $\overline{\text{DAV}}$  active LOW) at pin 12 to go HIGH
- I<sup>2</sup>C-bus transfer register to "FFFF"

### CVBS input (pins 1 and 2)

The composite video signal (CVBS) is applied to the sync separator (pin 2) via a decoupling capacitor and to the data slicer (pin 1) via an RC high-pass filter. To enable proper storage of the sync value in the decoupling capacitor, the sync generator output resistance should not exceed 1 k $\Omega$ .

### Black level (pin 5)

The capacitor connected to pin 5 stores the black level value for the adaptive sync slicer.

### Composite sync out (pin 6)

This pin provides a composite sync signal output for customer application.

### $\overline{\text{DAV}}$ output (pin 12)

The data available output at pin 12 is set LOW after an error free dataline 16 is received. The  $\overline{\text{DAV}}$  output returns to HIGH after the beginning of the next first field. If no valid data is available  $\overline{\text{DAV}}$  remains HIGH. A short duration pulse (1  $\mu\text{s}$ ) is inserted at the beginning of dataline 16 it will ensure that a HIGH-to-LOW transmission occurs which can then be used for triggering (see Fig. 8).

**5 MHz oscillator and phase detector** (pins 13 and 17)

The resistor connected between pin 13 and  $V_p$  determines the current into the current controlled oscillator. The RC network connected to pin 17 acts as a low pass filter for the phase detector.

**Power supply** (pins 3, 4, 15 and 16)

To prevent crosscoupling the IC provides separate power supply connectors;

- pin 3 = analogue ground
- pin 4 = digital ground
- pin 15 = digital supply voltage
- pin 16 = analogue supply voltage

**I<sup>2</sup>C-bus address input** (pin 7)

The I<sup>2</sup>C-bus address input (A0) provides the two addresses 20H and 22H.

**I<sup>2</sup>C-bus**

The internally latched data from words 5 and 11 to 14 can be clocked out via the I<sup>2</sup>C-bus interface by a bus master. The lines are the serial clock input (SCL) at pin 8 and the serial data input/output (SDA) at pin 9. The SAA4700 can operate only as a slave transmitter on the bus. Data format is shown in Fig. 3.




Fig. 3 I<sup>2</sup>C-bus data format.

- The MSB of each word is transmitted first
- There is no restriction on the number of words to be transmitted, but if more than five words are requested from word 6 onwards, the content will be "FF . . . . FF".
- Normally every dataline transmission has to be ended with a STOP condition (as shown in Fig. 3).

Word number	Content
1	Run in
2	Start code
3	Program source identification (binary coded)
4	Program source identification (ASCII sequential)
5	<div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 0 auto;">Sound and VTR control information</div>
6	Program/Test picture identification
7	Internal information exchange
8	Address assignment of signal distribution
9	
10	
11	<div style="border: 1px solid black; padding: 10px; width: fit-content; margin: 0 auto;">                     VTR Control Information                 </div>
12	
13	
14	
15	Reverse

Fig. 4 Total information of data line 16.




Fig. 5 Timing diagram of dataline 16; modulation depth 71.4%.








Fig. 8 Timing diagram of the data available output and word latch pulses.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage (pins 15 and 16)	$V_p$	4.5	5.5	V
Storage temperature range	$T_{stg}$	-20	+ 125	°C
Operating ambient temperature range	$T_{amb}$	0	+ 70	°C

**THERMAL RESISTANCE**

From junction to ambient

$$R_{th\ j-a} \leq 78\ K/W$$

DEVELOPMENT DATA

## CHARACTERISTICS

$V_P = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ ; external components as shown in Fig. 9, unless otherwise specified. CVBS signal according to VPS, VPT standard. All voltages are referenced to ground (pins 3 and 4) unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply voltage</b> (pins 15 and 16)		$V_P$	4.5	5.0	5.5	V
<b>Supply current</b> (pins 15 and 16)		$I_P$	—	20	25	mA
<b>Video input and sync separator</b> (pins 1, 2)						
Data amplitude		$V_1$	0.25	0.5	0.7	V
Sync amplitude	negative going	$V_2$	0.1	—	0.6	V
CVBS input voltage sync-to-white	note 1	$CVBS_I$	0.5	1.0	1.4	V
Source impedance		$Z_s$	—	—	1.0	k $\Omega$
<b>Composite sync output</b> (pin 6)						
Output voltage LOW		$V_{OL}$	—	—	0.4	V
Output voltage HIGH		$V_{OH}$	2.4	—	—	V
Output current LOW		$I_{OL}$	—	—	0.2	mA
Output current HIGH		$I_{OH}$	—	—	0.5	mA
Sync separator delay time		$t_d$	—	0.3	—	$\mu\text{s}$
<b>External reset input</b> (pin 10)						
Input voltage LOW	active reset	$V_{IL}$	—	—	0.4	V
Input voltage HIGH	non-active reset	$V_{IH}$	2.4	—	—	V
Input current LOW		$-I_{IL}$	—	—	10	$\mu\text{A}$
Input current HIGH		$I_{IH}$	—	—	10	nA
<b><math>\overline{DAV}</math> output</b> (pin 12)	note 2					
Output voltage LOW		$V_{OL}$	—	—	0.4	V
Output voltage HIGH		$V_{OH}$	2.4	—	—	V
Output current LOW		$I_{OL}$	—	—	0.5	mA
Output current HIGH		$I_{OH}$	—	—	10	nA
<b>Address input A0</b> (pin 7)						
Input voltage LOW (bus address 22H)		$V_{IL}$	—	—	0.4	V
Input voltage HIGH (bus address 20H)		$V_{IH}$	2.4	—	—	V

parameter	conditions	symbol	min.	typ.	max.	unit
<b>I<sup>2</sup>C-bus (pins 8 and 9)</b>						
Input current	0.9 V <sub>CC</sub>	I <sub>I</sub>	—	—	10	μA
Input capacitance		C <sub>I</sub>	—	—	10	pF
Rise time		t <sub>r</sub>	—	—	1	μs
Fall time		t <sub>f</sub>	—	—	0.3	μs
Clock frequency		f <sub>CL</sub>	—	—	100	kHz
Pulse duration LOW		t <sub>LOW</sub>	4.7	—	—	μs
Pulse duration HIGH		t <sub>HIGH</sub>	4.0	—	—	μs
SDA output	I <sub>OL</sub> = 3 mA	V <sub>OL</sub>	—	—	0.4	V

**Notes to the characteristics**

1. With standard sync and data amplitude of 68 to 75% black-white.
2. If the  $\overline{\text{DAV}}$  output (open collector) is used, a pull-up resistor to V<sub>CC</sub> is necessary.

DEVELOPMENT DATA



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

APPLICATION INFORMATION




Fig. 9 Application circuit.

## TELETEXT VIDEO PROCESSOR

### GENERAL DESCRIPTION

The SAA5231 is a bipolar integrated circuit intended as a successor to the SAA5030. It extracts Teletext Data from the video signal, regenerates Teletext Clock and synchronizes the text display to the television syncs. The integrated circuit is intended to work in conjunction with CCT (Computer Controlled Teletext), EUROM or other compatible devices.

### Features

- Adaptive data slicer
- Data clock regenerator
- Adaptive sync separator, horizontal phase detector and 6 MHz VCO forming display phase locked loop (PLL)

### QUICK REFERENCE DATA

Supply voltage (pin 16)	$V_{CC}$	typ.	12 V
Supply current (pin 16)	$I_{CC}$	typ.	70 mA
Video input amplitude (pin 27) (peak-to-peak value)			
pin 2 LOW	$V_{27-13(p-p)}$	typ.	1 V
pin 2 HIGH	$V_{27-13(p-p)}$	typ.	2,5 V
Storage temperature range	$T_{stg}$		-20 to + 125 °C
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C

### PACKAGE OUTLINE

28-lead dual in-line; plastic (SOT117).




Fig. 1 Block diagram.



## PINNING




Fig. 2 Pinning diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 16)	$V_{CC}$	max. 13,2 V
Storage temperature range	$T_{stg}$	-20 to + 125 °C
Operating ambient temperature	$T_{amb}$	0 to + 70 °C

## CHARACTERISTICS


$V_{CC} = 12\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$  with external components as shown in application circuits unless otherwise stated.

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 16)</b>					
Supply voltage	$V_{CC}$	10,8	12,0	13,2	V
Supply current	$I_{CC}$	50	70	105	mA
<b>Video input and sync separator</b>					
Video input amplitude (sync to white) (peak-to-peak value)					
video input select level LOW (pin 2)	$V_{27-13(p-p)}$	0,7	1	1,4	V
video input select level HIGH (pin 2)	$V_{27-13(p-p)}$	1,75	2,5	3,5	V
Source impedance	$ Z_s $	—	—	250	$\Omega$
Sync amplitude (peak-to-peak value)	$V_{27-13(p-p)}$	0,1	—	1	V
<b>Video input level select</b>					
Input voltage LOW	$V_{2-13}$	0	—	0,8	V
Input voltage HIGH	$V_{2-13}$	2,0	—	5,5	V
Input current LOW	$I_2$	0	—	-150	$\mu\text{A}$
Input current HIGH	$I_2$	0	—	1	mA
<b>Text composite sync input (<math>\overline{\text{TCS}}</math>)</b>					
Input voltage LOW	$V_{28-13}$	0	—	0,8	V
Input voltage HIGH	$V_{28-13}$	2,0	—	7,0	V
<b>Scan composite sync input (<math>\overline{\text{SCS}}</math>)</b>					
Input voltage LOW	$V_{28-13}$	0	—	1,5	V
Input voltage HIGH	$V_{28-13}$	3,5	—	7,0	V
<b>Select video sync from pin 1</b>					
Input current (pin 28)					
at $V_{28} = 0$ to 7 V	$I_{28}$	-40	-70	-100	$\mu\text{A}$
at $V_{28} = 10\text{ V}$ to $V_{CC}$	$I_{28}$	-5	—	+5	$\mu\text{A}$
<b>Video composite sync output (VCS)</b>					
Output voltage LOW	$V_{25-13}$	0	—	0,4	V
Output voltage HIGH	$V_{25-13}$	2,4	—	5,5	V
D.C. output current LOW	$I_{25}$	—	—	0,5	mA
D.C. output current HIGH	$I_{25}$	—	—	-1,5	mA
Sync separator delay time	$t_d$	0,25	0,35	0,40	$\mu\text{s}$

parameter	symbol	min.	typ.	max.	unit
<b>Dual polarity buffer output</b>					
TCS amplitude (peak-to-peak value)	V <sub>1-13(p-p)</sub>	0,20	0,45	0,65	V
Video sync amplitude (peak-to-peak value)	V <sub>1-13(p-p)</sub>	—	—	1	V
Output current	I <sub>1</sub>	—3	—	+ 3	mA
D.C. output voltage					
R <sub>L</sub> to ground (0 V)	V <sub>1-13</sub>	1,0	1,4	2,0	V
R <sub>L</sub> to V <sub>CC</sub> (12 V)	V <sub>1-13</sub>	9,0	10,1	11,0	V
<b>Sandcastle input pulse (<math>\overline{PL}/\overline{CBB}</math>)</b>					
Phase lock pulse (PL)					
PL on (LOW)	V <sub>22-13</sub>	0	—	3	V
PL off (HIGH)	V <sub>22-13</sub>	3,9	—	5,5	V
Blanking pulse (CBB)					
CBB on (LOW)	V <sub>22-13</sub>	0	—	0,5	V
CBB off (HIGH)	V <sub>22-13</sub>	1,0	—	5,5	V
Input current	I <sub>22</sub>	—10	—	+ 10	μA
<b>Phase locked loop (PLL)</b>					
Phase detector timing					
Pulse duration					
using composite video	t <sub>p</sub>	2,0	2,4	2,8	μs
using scan composite sync	t <sub>p</sub>	3,0	3,5	4,0	μs
time PL must be LOW to make VCO run-free	t <sub>L</sub>	100	—	—	μs
<b>6 MHz clock output (F6)</b>					
A.C. output voltage (peak-to-peak value)	V <sub>17-13(p-p)</sub>	1	2	3	V
A.C. and d.c. output voltage range	V <sub>17-13(max)</sub>	4	—	8,5	V
Rise and fall time	t <sub>r</sub> ; t <sub>f</sub>	20	—	40	ns
Load capacitance	C <sub>17-13</sub>	—	—	40	pF
<b>Video recorder mode input (<math>\overline{VCR}</math>)</b>					
VCR-mode on (LOW)	V <sub>10-13</sub>	0	—	0,8	V
VCR-mode off (HIGH)	V <sub>10-13</sub>	2,0	—	V <sub>CC</sub>	V
Input current	I <sub>10</sub>	—10	—	+ 10	μA


parameter	symbol	min.	typ.	max.	unit
<b>Data slicer</b>					
Data amplitude of video input (pin 27)					
video input level select LOW (pin 2)	V <sub>27-13</sub>	0,30	0,46	0,70	V
video input level select HIGH (pin 2)	V <sub>27-13</sub>	0,75	1,15	1,75	V
<b>Teletext clock output</b>					
A.C. output voltage (peak-to-peak value)	V <sub>14-13(p-p)</sub>	2,5	3,5	4,5	V
D.C. output voltage (centre)	V <sub>14-13</sub>	3,0	4,0	5,0	V
Load capacitance	C <sub>L</sub>	—	—	40	pF
Rise and fall times	t <sub>r</sub> ; t <sub>f</sub>	20	30	45	ns
Delay of falling edge relative to other edges of TTD	t <sub>d</sub>	-20	0	+ 20	ns
<b>Teletext data output</b>					
A.C. output voltage (peak-to-peak value)	V <sub>15-13(p-p)</sub>	2,5	3,5	4,5	V
D.C. output voltage (centre)	V <sub>15-13</sub>	3,0	4,0	5,0	V
Load capacitance	C <sub>L</sub>	—	—	40	pF
Rise and fall times	t <sub>r</sub> ; t <sub>f</sub>	20	30	45	ns

APPLICATION INFORMATION



(1) Coil: 50 μH at 1 kHz, C<sub>0</sub> = 4 pF. Adjust the free-running frequency to 6000 kHz ± 30 kHz.


Fig. 3a Application circuit using L/C circuit in PLL.



7297623

- (1) Quartz crystal e.g. catalogue number 4322 143 04101. Adjust the free-running frequency to 6000,2 kHz  $\pm$  0,2 kHz.

Fig. 3b Application circuit using quartz crystal in PLL.



7297622

- (1) Ceramic resonator e.g. Kyocera KBR 6,0 M. Adjust the free-running frequency to 6010 kHz  $\pm$  5 kHz.

Fig. 3c Application circuit using ceramic resonator in PLL.

**Component specifications**

Specifications of some external components in Figs 3a, 3b and 3c.

**Quartz crystal** 13,875 MHz; Figs 3a, 3b and 3c

Load resonance frequency (f) 13,875 MHz; adjustment tolerance  $\pm 40 \cdot 10^{-6}$

Load capacitance ( $C_L$ ) 20 pF

Temperature range (T)  $-20$  to  $+70$  °C; frequency tolerance maximum  $\pm 30 \cdot 10^{-6}$

Resonance resistance ( $R_r$ ) typical  $10 \Omega$  maximum  $60 \Omega$

Motional capacitance ( $C_1$ ) typical 19 fF

Static parallel capacitance ( $C_0$ ) typical 5 pF

**Fixed inductance** Figs 3a, 3b and 3c

Inductance (L)  $15 \mu\text{H} \pm 20\%$

Quality factor (Q) minimum 20

**Variable inductance** Fig. 3a

Inductance (L)  $50 \mu\text{H}$  at 1 kHz

Static parallel capacitance ( $C_0$ ) typical 4 pF

**Quartz crystal** Fig. 3b

Preferred type 4322 143 04101

Load resonance frequency (f) 6 MHz; adjustment tolerance  $\pm 40 \cdot 10^{-6}$

Load capacitance ( $C_L$ ) 20 pF

Temperature range (T)  $-20$  to  $+70$  °C; frequency tolerance  $\pm 30 \cdot 10^{-6}$

Resonance resistance ( $R_r$ )  $60 \Omega$

Motional capacitance ( $C_1$ ) typical 28 fF

Static parallel capacitance ( $C_0$ ) typical 7 pF

**Ceramic resonator;** Fig. 3c

Preferred type KBR 6,0 M, Kyocera

Load resonance frequency (f) 6 MHz; adjustment tolerance  $\pm 0,5\%$

Load capacitance ( $C_L$ ) 20 pF

Temperature range (T)  $-20$  to  $+70$  °C; frequency tolerance maximum  $\pm 0,3\%$

Resonance resistance ( $R_r$ ) typical  $6 \Omega$

Motional capacitance ( $C_1$ ) typical 9 pF

Static parallel capacitance ( $C_0$ ) typical 60 pF

Ageing (10 years) f maximum  $\pm 0,3\%$

The function is quoted against the corresponding pin number.

**1. Synch output to TV**

Output with dual polarity buffer, a load resistor to 0 V or + 12 V selects positive-going or negative-going syncs.

**2. Video input level select**

When this pin is LOW a 1 V video input level is selected. When the pin is not connected it floats HIGH selecting a 2,5 V video input level.

**3. HF filter**

The video signal for the h.f.-loss compensator is filtered by a 15 pF capacitor connected to this pin.

**4. Store h.f.**

The h.f. amplitude is stored by a 1 nF capacitor connected to this pin.

**5. Store amplitude**

The amplitude for the adaptive data slicer is stored by a 470 pF capacitor connected to this pin.

**6. Store zero level**

The zero level for the adaptive data slicer is stored by a 22 nF capacitor connected to this pin.

**7. External data input**

Current input for sliced teletext data from external device.  
Active HIGH level (current), low impedance input.

**8. Data timing**

A 270 pF capacitor is connected to this pin for timing of the adaptive data slicer.

**9. Store phase**

The output signal from the clock phase detector is stored by a 100 pF capacitor connected to this pin.

**10. Video tape recorder mode (VCR)**

Signal input to command PLL into short time constant mode. Not used in application circuit Fig. 3b or Fig. 3c.

**11. Crystal**

A 13,875 MHz crystal, 2 x data rate, connected in series with a 15 pF capacitor is applied via this pin to the oscillator and divide-by-two to provide the 6,9375 MHz clock signal.

**12. Clock filter**

A filter for the 6,9375 MHz clock signal is connected to this pin.

**13. Ground (0 V)**

**14. Teletext clock output (TTC)**

Clock output for CCT (Computer Controlled Teletext).

**APPLICATION INFORMATION** (continued)**15. Teletext data output (TTD)**

Data output for CCT.

**16. Supply voltage  $V_{CC}$  (+ 12 V typ.)****17. Clock output (F6)**

6 MHz clock output for timing and sandcastle generation in CCT.

**18. Oscillator output (6 MHz)**

A series resonant circuit is connected between this pin and pin 20 to control the nominal frequency of the VCO.

**19. Filter 2**

A filter with a short time constant is connected to this pin for the horizontal phase detector. It is used in the video recorder mode and while the loop is locking up.

**20. Oscillator input (6 MHz)**

See pin 18.

**21. Filter 1**

A filter with a long time constant is connected to this pin for the horizontal phase detector.

**22. Sandcastle input pulse ( $\overline{PL}/\overline{CBB}$ )**

This input accepts a sandcastle waveform, which is formed from PL and CBB from the CCT. Signal timing is shown in Fig. 4.

**23. Pulse timing resistor**

The current for the pulse generator is defined by a 68 k $\Omega$  resistor connected to this pin.

**24. Pulse timing capacitor**

The timing of the pulse generator is determined by a 220 pF capacitor connected to this pin.

**25. Video composite sync output (VCS)**

This output signal is for CCT.

**26. Black level**

The black level for the adaptive sync separator is stored by a 68 nF capacitor connected to this pin.



### 27. Composite video input (CVS)

The composite video signal is input via a  $2,2 \mu\text{F}$  clamping capacitor to the adaptive sync separator.

### 28. Text composite sync input ( $\overline{\text{TCS}}$ )/Scan composite sync input ( $\overline{\text{SCS}}$ )

$\overline{\text{TCS}}$  is input from CCT or  $\overline{\text{SCS}}$  from external sync circuit.  $\overline{\text{SCS}}$  is expected when there is no load resistor at pin 1. If pin 28 is not connected the sync output on pin 1 will be the composite video input at pin 27, internally buffered.




Fig. 4 Sandcastle waveform and timing.



## DATALINE SLICER

The SAA5235 is a bipolar integrated circuit for dataline receivers. It extracts the dataline signal from the video signal and regenerates the dataline clock. It also provides signals for the dataline decoder.

### Features

- Adaptive dataline slicer
- Dataline clock regenerator
- Buffered clock and data outputs
- Buffered composite sync output
- Gain switch for the video input signal

### QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage range (pin 16)	$V_{CC}$	10,8	12	13,2	V
Supply current at $V_{CC} = 12$ V	$I_{CC}$	—	70	—	mA
Composite video amplitude pin 2 LOW	$V_{27(p-p)}$	—	1	—	V
pin 2 floating	$V_{27(p-p)}$	—	2,5	—	V
Storage temperature range	$T_{stg}$	−20	—	+ 125	°C
Operating ambient temperature	$T_{amb}$	0	—	+ 70	°C

### PACKAGE OUTLINE

28-lead dual in-line; plastic (SOT117).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	typ.	max.	unit
Supply voltage (pin 16)	$V_{CC}$	—	—	13,2	V
Storage temperature range	$T_{stg}$	−20	—	125	°C
Operating ambient temperature	$T_{amb}$	0	—	70	°C

**CHARACTERISTICS** $V_{CC} = 12\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; with external components as shown in Fig. 2; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltage (pin 16)	$V_{CC}$	10,8	12,0	13,2	V
Supply current	$I_{CC}$	—	70	—	mA
<b>Video input and sync separator</b>					
Composite video input (CV)					
Level select input (pin 2) LOW	$V_{27-13(p-p)}$	0,7	1	1,4	V
Level select input (pin 2) HIGH	$V_{27-13(p-p)}$	1,75	2,5	3,5	V
Source impedance	$ Z_s $	—	—	250	$\Omega$
Sync amplitude	$V_{27-13(p-p)}$	0,1	—	1	V
<b>Video level select</b>					
Input voltage					
LOW	$V_{2-13}$	0	—	0,8	V
HIGH	$V_{2-13}$	2,0	—	5,5	V
Input current					
LOW	$I_2$	0	—	−150	$\mu\text{A}$
HIGH	$I_2$	0	—	1	mA
<b>Video composite sync output (VCS)</b>					
Output voltage					
LOW	$V_{25-13}$	0	—	0,4	V
HIGH	$V_{25-13}$	2,4	—	5,5	V
Sync separator delay time	$t_d$	—	0,35	—	$\mu\text{s}$
<b>Data reset input (DAR)</b>					
Input voltage					
LOW (DAR on)	$V_{22-13}$	0	—	0,5	V
HIGH (DAR off)	$V_{22-13}$	1,0	—	5,5	V
Input current	$I_{22}$	−10	—	10	$\mu\text{A}$

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Dataline slicer</b>					
Dataline amplitude (pin 27)					
Video select voltage (pin 2) LOW	$V_{27-13(p-p)}$	0,3	0,46	0,7	V
Video select (pin 2) FLOATING	$V_{27-13(p-p)}$	0,75	1,15	1,75	V
<b>Dataline clock output (DLCL)</b>					
A.C. output voltage	$V_{14-13(p-p)}$	2,5	3,5	4,5	V
Output voltage (d.c.) centre	$V_{14-13}$	—	4,0	—	V
Load capacitance	$C_L$	—	—	40	pF
Rise and fall times	$t_r, t_f$	20	30	45	ns
Delay of falling edge relative to edges of DLD	$t_d$	-20	—	20	ns
<b>Dataline data output (DLD)</b>					
A.C. output voltage	$V_{15-13(p-p)}$	2,5	3,5	4,5	V
Output voltage (d.c.) centre	$V_{15-13}$	—	4,0	—	V
Load capacitance	$C_L$	—	—	40	pF
Rise and fall times	$t_r, t_f$	20	30	45	ns




Fig. 2 Application circuit; crystal X; f = 10,000 MHz.

**APPLICATION DATA****Composite video input CV (pin 27)**

The composite video has to be fed into this input via a clamp capacitor. The input amplitude depends on the position of the gain switch at pin 2.

**Video gain switch (pin 2)**

Low level selects 1 V video input amplitude at pin 27. With no connection pin 2 floats HIGH, selecting 2,5 V video amplitude.

**Black level (pin 26)**

A capacitor connected to this pin stores the black level for the adaptive sync separator.

**Video composite sync output VCS (pin 25)**

This pin provides a video composite sync signal for the data-line decoder.

**H.F. loss compensator (pins 3 and 4)**

The h.f. loss compensator needs two capacitors for operation. The capacitor at pin 3 filters the video signal for the h.f. loss compensator. The h.f. amplitude information is stored in the capacitor connected to pin 4.

**Dataline slicer (pins 5, 6 and 8)**

A capacitor at pin 5 stores the amplitude information for the dataline slicer. The zero-level information is stored in a capacitor connected to pin 6. The capacitor at pin 8 is necessary for timing of the dataline slicer.

**Phase detector (pin 9)**

The phase information which is detected from the phase detector is stored in a capacitor connected to pin 9.

**Oscillator (pin 11)**

The one-pin oscillator needs a 10,000 MHz crystal (2 x dataline frequency) connected to pin 11.

**Phase shifter (pin 12)**

A clock filter for the dataline clock of 5,000 MHz is connected to the phase shifter at pin 12.

**Outputs**

The dataline clock output DLCL (pin 14) and the dataline data output DLD (pin 15) provide signals for the dataline decoder.

**Data reset DAR (pin 22)**

The dataline slicer needs a reset signal each line, for signal timing see Fig. 3.

## APPLICATION DATA (continued)




Fig. 3 Data-reset input signal timing in relation to composite video signal.



**DATALINE SLICER****GENERAL DESCRIPTION**

The SAA5236 is a bipolar integrated circuit for dataline receivers. It extracts the dataline signal from the video signal and regenerates the dataline clock. It also provides signals for the dataline decoder.

**Features**

- Adaptive dataline slicer
- Dataline clock regenerator
- Buffered clock and data outputs
- Buffered composite sync output
- Gain switch for the video input signal

**QUICK REFERENCE DATA**

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pin 13)		$V_{CC}$	10,8	12,0	13,2	V
Supply current	$V_{CC} = 12\text{ V}$	$I_{13}$	—	70	—	mA
Composite video input (pin 19) (peak-to-peak value)	pin 1 LOW	$V_{19(p-p)}$	0,7	1,0	1,4	V
	pin 1 floating	$V_{19(p-p)}$	1,75	2,5	3,5	V
Storage temperature range		$T_{stg}$	−20	—	+125	°C
Operating ambient temperature range		$T_{amb}$	0	—	+70	°C

**PACKAGE OUTLINE**

20-lead DIL; plastic (SOT 146).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage (pin 13)		$V_{CC}$	—	13,2	V
Storage temperature range		$T_{stg}$	-20	+125	°C
Operating ambient temperature range		$T_{amb}$	0	+70	°C

**THERMAL RESISTANCE**

From junction to ambient

$R_{th\ j-a}$  62 K/W

**CHARACTERISTICS**

$V_{CC} = 12\text{ V}$ ,  $T_{amb} = 25\text{ °C}$ , external components as shown in Fig. 2; all voltages are with reference to pin 10 (ground); unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pin 13)		$V_{CC}$	10,8	12,0	13,2	V
Supply current	$V_{CC} = 12\text{ V}$	$I_{13}$	—	70	—	mA
<b>Video input and sync separator (pin 19)</b>						
Composite video input (peak-to-peak value)	pin 1 LOW	$V_{19(p-p)}$	0,7	1,0	1,4	V
	pin 1 floating	$V_{19(p-p)}$	1,75	2,5	3,5	V
Source impedance		$ Z_{source} $	—	—	250	$\Omega$
Sync amplitude (peak-to-peak value)		$V_{19(p-p)}$	0,1	—	1,0	V
<b>Video level select (pin 1)</b>						
Low level						
input voltage		$V_1$	0	—	0,8	V
input current		$-I_1$	0	—	150	$\mu\text{A}$
High level						
input voltage		$V_1$	2,0	—	5,5	V
input current		$I_1$	0	—	1	mA
<b>Composite sync output (pin 17)</b>						
Low level output voltage		$V_{17}$	0	—	0,4	V
High level output voltage		$V_{17}$	2,4	—	5,5	V
Sync separation delay time		$t_d$	—	0,35	—	$\mu\text{s}$

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Data reset input (pin 16)</b>						
Data reset ON		V <sub>16</sub>	0	—	0,5	V
Data reset OFF		V <sub>16</sub>	1,0	—	5,5	V
Input current		I <sub>16</sub>	—10	—	+10	μA
<b>Dataline slicer (pin 19)</b>						
Dataline amplitude (peak-to-peak value)	pin 1 LOW	V <sub>19(p-p)</sub>	0,3	0,46	0,7	V
	pin 1 floating	V <sub>19(p-p)</sub>	0,75	1,15	1,75	V
<b>Dataline clock output (pin 11)</b>						
A.C. output voltage (peak-to-peak value)		V <sub>11(p-p)</sub>	2,5	3,5	4,5	V
Output voltage (d.c. centre)		V <sub>11</sub>	—	4,0	—	V
Load capacitance		C <sub>L</sub>	—	—	40	pF
Rise and fall times		t <sub>r</sub> , t <sub>f</sub>	20	30	45	ns
Delay of falling edge relative to edges of dataline data output		t <sub>d</sub>	—20	—	+20	ns
<b>Dataline data output (pin 12)</b>						
A.C. output voltage (peak-to-peak value)		V <sub>12(p-p)</sub>	2,5	3,5	4,5	V
Output voltage (d.c. centre)		V <sub>12</sub>	—	4,0	—	V
Load capacitance		C <sub>L</sub>	—	—	40	pF
Rise and fall times		t <sub>r</sub> , t <sub>f</sub>	20	30	45	ns

## APPLICATION INFORMATION




Fig. 2 Application circuit; crystal (X) frequency = 10,000 MHz.

#### Composite video input (pin 19)

The composite video has to be fed into this input via a clamp capacitor. The input amplitude depends on the position of the gain switch at pin 1.

#### Gain switch (pin 1)

Low level selects 1 V video input amplitude at pin 19. With no connection, pin 1 floats HIGH and selects 2,5 V video amplitude.

#### Black level (pin 18)

A capacitor connected to this pin stores the black level for the adaptive sync separator.

#### Composite sync output (pin 17)

This pin provides a composite sync signal for the dataline decoder.

#### HF loss compensator (pins 2 and 3)

The HF loss compensator requires two capacitors for operation. The capacitor at pin 2 filters the video signal for the HF loss compensator, and the capacitor at pin 3 stores HF amplitude information.

#### Dataline slicer (pins 4, 5 and 6)

The capacitor at pin 4 stores amplitude information for the dataline slicer, the capacitor at pin 5 stores zero-level information and the capacitor at pin 6 is for dataline slicer timing.

**APPLICATION INFORMATION** (continued)**Phase detector** (pin 7)

The phase information detected by the phase detector is stored in the capacitor at pin 7.

**Oscillator** (pin 8)

The single-pin oscillator requires a 10,000 MHz crystal (2 x dataline frequency) connected to pin 8.

**Phase shift** (pin 9)

A filter for the dataline clock (5,000 MHz) is connected to the phase shift circuit at pin 9.

**Dataline clock and data outputs** (pins 11 and 12)

Signals for the dataline decoder are provided from these outputs.

**Data reset** (pin 16)

The dataline slicer needs a reset signal for each line, for signal timing see Fig. 3.




Fig. 3 Timing relationship of data reset input to composite video signal.



# ENHANCED COMPUTER CONTROLLED TELETXT CIRCUITS (ECCT)

## GENERAL DESCRIPTION

The SAA5243 series are MOS N-channel integrated circuits which perform all the digital logic functions of a 625-line World System Teletext decoder. The SAA5243 series operate in conjunction with the teletext video processor SAA5231, standard static RAMs and are controlled via the 2-wire I<sup>2</sup>C-bus. The devices can be used to provide videotex display conforming to a serial character attribute protocol.

## Features

- Microcomputer controlled for flexibility
- High quality flicker-free display using a 12 x 10 character matrix
- Field flyback (lines 2 to 22), or full channel (all lines) data acquisition
- Up to four simultaneous page requests enabling acquisition during one magazine cycle
- Direct interface up to 8 K bytes static RAM
- Automatic language section of up to seven different languages
- 25th display row for software generated status messages
- Cursor control for videotex/telesoftware
- 7-bits parity or 8-bit data acquisition
- Extension packet reception option
- Standard I<sup>2</sup>C-bus slave transceiver (slave address 0010001)
- Single 5 volt power supply
- Mask programmable character sets
- Slave sync mode operation
- Odd/even field output for de-interlaced displays




Fig.1 Block diagram.

PACKAGE OUTLINE 40-lead DIL; plastic (SOT129).

## ORDERING INFORMATION

type number	version
SAA5243P/E/M2	West European languages
SAA5243P/H	East European languages
SAA5243P/K	Arabic and English languages
SAA5243P/L	Arabic and Hebrew languages




Fig.2 Pinning diagram.

### PINNING

1	$V_{DD}$
2, 3, 40	A11, A12, A10
4	$\overline{OE}$

**Power supply:** + 5 V power supply pin.

**Chapter Address:** three outputs that select which 1 K byte chapter of external RAM is being accessed for any read or write cycle.

**Output Enable:** active low output signal used to control the reading of the external RAM. It occurs continuously at a 1 MHz rate.



5	$\overline{WE}$	<b>Write Enable:</b> active low output signal used to control the writing of data to the external RAM. It occurs for a valid write cycle only and is interleaved with the read cycles.
6	TTD	<b>Teletext Data:</b> input from the SAA5231 Video Input Processor (VIP2). It is clamped to $V_{SS}$ for 4 to 8 $\mu s$ of each television line to maintain the correct DC level following the external AC coupling.
7	TTC	<b>Teletext Clock:</b> 6.9375 MHz clock input from the SAA5231. It is internally AC coupled to an active clamp input buffer.
8	$\overline{ODD/EVEN}$	<b>Odd/Even:</b> for interlaced mode, the output changes once per field at 2 $\mu s$ before the end of line 311 (624). The output is high for even fields and low for odd fields.
9	F6	<b>Character display clock:</b> 6 MHz clock input from the SAA5231. It is internally AC coupled to an active clamp input buffer.
10	VCS	<b>Video Composite Sync:</b> input from the SAA5231 derived from the incoming video signal. Sync pulses are active high.
11	SAND	<b>Sandcastle:</b> 3-level sandcastle output to the SAA5231 containing the phase locking and colour burst blanking information.
12	$\overline{TCS/SCS}$	<b>Text Composite Sync/Scan Composite Sync:</b> as an output an active low composite sync waveform (TCS) with interlaced or non-interlaced format (see Fig.6) which is fed to the SAA5231 to drive the display timebases. Alternatively this pin can act as an input for an active low composite sync waveform (SCS) to 'slave' the display timing circuits.
13, 14, 15	R, G, B	<b>Red, Green, Blue:</b> these 3 open drain outputs are the character video signals to the television display circuits. They are active high and contain character and background information.
16	$\overline{COR}$	<b>Contrast Reduction:</b> open drain, active low output which allows selective contrast reduction of the television picture to enhance a mixed mode display.
17	BLAN	<b>Blanking:</b> open drain, active high output which controls the blanking of the television picture for a normal text display and for a mixed display.
18	Y	<b>Character foreground:</b> open drain, active high video output signal containing all the foreground information displayed on the television screen (e.g. for driving a display printer).
19	SCL	<b>Serial Clock:</b> input signal which is the I <sup>2</sup> C-bus clock from the microcontroller.
20	SDA	<b>Serial Data:</b> is the I <sup>2</sup> C-bus data line. It is an input/output function with an open drain output.
21	$V_{SS}$	<b>Ground:</b> 0 volts.
22-29	DO-D7	<b>8 RAM data lines:</b> 3-state input/output pins which carry the data bytes to and from the external RAM.
30-39	A0-A9	<b>RAM address:</b> 10 output signals that determine which byte location within a 1 K byte chapter of external RAM is accessed for any read or write cycle.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range	pin 1	V <sub>DD</sub>	-0.3	7.5	V
Input voltage range VCS, SDA, SCL, D0-D7		V <sub>I</sub>	-0.3	7.5	V
TTC, TTD, F6, $\overline{\text{TCS/SCS}}$		V <sub>I</sub>	-0.3	10.0	V
Output voltage range SAND, A0-A12, $\overline{\text{OE}}$ , $\overline{\text{WE}}$ , D0-D7, SDA, $\overline{\text{ODD/EVEN}}$ , R, G, B, BLAN, COR, Y		V <sub>O</sub>	-0.3	7.5	V
$\overline{\text{TCS/SCS}}$		V <sub>O</sub>	-0.3	10.0	V
Storage temperature range		T <sub>stg</sub>	-20	+125	°C
Operating ambient temperature range		T <sub>amb</sub>	-20	+70	°C

## CHARACTERISTICS

 $V_{DD} = 5\text{ V} \pm 10\%$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -20\text{ to } +70\text{ }^{\circ}\text{C}$  unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>SUPPLY</b>					
Supply voltage (pin 1)	$V_{DD}$	4.5	5.0	5.5	V
Supply current (pin 1)	$I_{DD}$	—	160	270	mA
<b>INPUTS (note 1)</b>					
<b>TTD (note 2)</b>					
External coupling capacitor	$C_{ext}$	—	—	50	nF
Input voltage (peak-to-peak value)	$V_I(p-p)$	2.0	—	7.0	V
Input data rise and fall times (note 3)	$t_r, t_f$	10	—	80	ns
Input data set-up time (note 4)	$t_{DS}$	40	—	—	ns
Input data hold time (note 4)	$t_{DH}$	40	—	—	ns
Input leakage current at $V_I = 0\text{ to }10\text{ V}$	$I_{LI}$	—	—	20	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF
<b>TTC; F6 (note 5)</b>					
DC input voltage range	$V_I$	-0.3	—	+10.0	V
AC input voltage (peak-to-peak value) F6	$V_I(p-p)$	1.0	—	7.0	V
AC input voltage (peak-to-peak value) TTC	$V_I(p-p)$	1.5	—	7.0	V
Input peaks relative to 50% duty cycle	$\pm V_p$	0.2	—	3.5	V
TTC clock frequency	$f_{TTC}$	—	6.9375	—	MHz
F6 clock frequency	$f_{F6}$	—	6.0	—	MHz
Clock rise and fall times (note 3)	$t_r, t_f$	10	—	80	ns
Input leakage current at $V_I = 0\text{ to }10\text{ V}$	$I_{LI}$	—	—	20	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF
<b>VCS</b>					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times (note 3)	$t_r, t_f$	—	—	500	ns
Input leakage current at $V_I = 5.5\text{ V}$	$I_{LI}$	—	—	10	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>SCL</b>					
Input voltage LOW	$V_{IL}$	0	—	1.5	V
Input voltage HIGH	$V_{IH}$	3.0	—	$V_{DD}$	V
SCL clock frequency	$f_{SCL}$	0	—	100	kHz
Input rise and fall times (note 3)	$t_r, t_f$	—	—	2	$\mu s$
Input leakage current at $V_I = 5.5$ V	$I_{LI}$	—	—	10	$\mu A$
Input capacitance	$C_I$	—	—	7	pF
<b>INPUT/OUTPUTS (note 6)</b>					
<b><math>\overline{TCS}</math> (output)/<math>\overline{SCS}</math> (input)</b>					
Input voltage LOW	$V_{IL}$	0	—	1.5	V
Input voltage HIGH	$V_{IH}$	3.5	—	10.0	V
Input rise and fall times (note 3)	$t_r, t_f$	—	—	500	ns
Input leakage current at $V_I = 0$ to 10 V and output in high impedance state	$\pm I_{LI}$	—	—	10	$\mu A$
Input capacitance	$C_I$	—	—	7	pF
Output voltage LOW at $I_{OL} = 0.4$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
at $I_{OH} = 0.1$ mA	$V_{OH}$	2.4	—	6.0	V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	100	ns
Load capacitance	$C_L$	—	—	50	pF
<b>SDA (note 7)</b>					
Input voltage LOW	$V_{IL}$	0	—	1.5	V
Input voltage HIGH	$V_{IH}$	3.0	—	$V_{DD}$	V
Input rise and fall times (note 3)	$t_r, t_f$	—	—	2	$\mu s$
Input leakage current at $V_I = 5.5$ V with output off	$I_{LI}$	—	—	10	$\mu A$
Input capacitance	$C_I$	—	—	7	pF
Output voltage LOW at $I_{OL} = 3$ mA	$V_{OL}$	0	—	0.5	V
Output fall time between 3.0 V and 1.0 V levels	$t_f$	—	—	200	ns
Load capacitance	$C_L$	—	—	400	pF

parameter	symbol	min.	typ.	max.	unit
<b>INPUT/OUTPUTS (continued)</b>					
<b>D0-D7 (note 8)</b>					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	$V_{DD}$	V
Input leakage current at $V_I = 0$ V to 5.5 V and output in high impedance state	$\pm I_{LI}$	—	—	10	$\mu$ A
Input capacitance	$C_I$	—	—	7	pF
Output voltage LOW at $I_{OL} = 1.6$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	50	ns
Load capacitance	$C_L$	—	—	120	pF
<b>OUTPUTS (note 6)</b>					
<b>A0-A12; <math>\overline{OE}</math>; <math>\overline{WE}</math> (note 8)</b>					
Output voltage LOW at $I_{OL} = 1.6$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	50	ns
Load capacitance	$C_L$	—	—	120	pF
<b><math>\overline{ODD}/\overline{EVEN}</math></b>					
Output voltage LOW at $I_{OL} = 0.4$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	100	ns
Load capacitance	$C_L$	—	—	50	pF
<b>SAND (note 9)</b>					
Output voltage LOW at $I_{OL} = 0.2$ mA	$V_{OL}$	0	—	0.25	V
Output voltage INTERMEDIATE at $I_{OL} = \pm 10$ $\mu$ A	$V_{OI}$	1.1	—	3.1	V


## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>SAND</b> (continued)					
Output voltage HIGH at $I_{OH} = 0$ to $-10 \mu A$	$V_{OH}$	4.0	—	$V_{DD}$	V
Output rise time $V_{OL}$ to $V_{OI}$ between 0.4 V and 0.9 V levels	$t_{r1}$	—	—	400	ns
Output rise time $V_{OI}$ to $V_{OH}$ between 3.3 V and 3.8 V levels	$t_{r2}$	—	—	200	ns
Output fall time $V_{OH}$ to $V_{OL}$ between 3.8 V and 0.4 V levels	$t_f$	—	—	50	ns
Load capacitance	$C_L$	—	—	30	pF
<b>R; G; B; <math>\overline{COR}</math>; BLAN; Y</b> (note 10)					
Output voltage LOW at $I_{OL} = 2$ mA	$V_{OL}$	0	—	0.4	V
Output voltage LOW at $I_{OL} = 5$ mA	$V_{OL}$	0	—	1.0	V
Pull-up voltage as seen at pin	$V_{PU}$	—	—	6.0	V
Output fall time with a load resistor of $1.2 k\Omega$ to 6 V and measured between 5.5 V and 1.5 V	$t_f$	—	—	20	ns
Skew delay between outputs with a load resistor of $1.2 k\Omega$ to 6 V and measured on the falling edges at 3.5 V	$t_{SK}$	—	—	20	ns
Load capacitance	$C_L$	—	—	25	pF
Output leakage current at $V_{PU} = 0$ to 6 V with output off	$I_{LO}$	—	—	10	$\mu A$
<b>TIMING</b>					
<b>I<sup>2</sup>C-bus</b> (note 11)					
Clock low period	$t_{LOW}$	4	—	—	$\mu s$
Clock high period	$t_{HIGH}$	4	—	—	$\mu s$
Data set-up time	$t_{SU}; DAT$	250	—	—	ns
Data hold time	$t_{HD}; DAT$	170	—	—	ns
Stop set-up time from clock high	$t_{SU}; STO$	4	—	—	$\mu s$
Start set-up time following a stop	$t_{BUF}$	4	—	—	$\mu s$
Start hold time	$t_{HD}; STA$	4	—	—	$\mu s$
Start set-up time following clock low-to-high transition	$t_{SU}; STA$	4	—	—	$\mu s$


parameter	symbol	min.	typ.	max.	unit
<b>TIMING (continued)</b>					
<b>Memory interface (note 12)</b>					
Cycle time	$t_{CY}$	—	500	—	ns
Address change to $\overline{OE}$ LOW	$t_{OE}$	60	—	—	ns
Address active time	$t_{ADDR}$	450	500	—	ns
$\overline{OE}$ pulse duration	$t_{OEW}$	320	—	—	ns
Access time from $\overline{OE}$ to data valid	$t_{ACC}$	—	—	200	ns
Data hold time from $\overline{OE}$ HIGH or address change	$t_{DH}$	0	—	—	ns
Address change to $\overline{WE}$ LOW	$t_{WE}$	40	—	—	ns
$\overline{WE}$ pulse duration	$t_{WEW}$	200	—	—	ns
Data set-up time to $\overline{WE}$ HIGH	$t_{DS}$	100	—	—	ns
Data hold time from $\overline{WE}$ HIGH	$t_{DHWE}$	20	—	—	ns
Write recovery time	$t_{WR}$	25	—	—	ns

**Notes to the characteristics**

- All inputs are protected against static charge under normal handling.
- The TTD input incorporates an internal clamping diode in addition to the active clamping transistor (see Fig.3).
- Rise and fall times between 10% and 90% levels.
- Teletext input data set-up and hold times are with respect to a 50% duty cycle level of the rising edge of the teletext clock input (TTC). Data stable  $1 \geq 2.0$  V; data stable  $0 \leq 0.8$  V (see Fig.4).
- The TTC and F6 inputs have internal clamping diodes and are AC coupled (see Fig.3).
- All outputs and input/outputs are protected against static charge under normal handling and connection to  $V_{DD}$  and  $V_{SS}$ .
- For details of I<sup>2</sup>C-bus timing see Fig.8.
- For details of RAM timing see Fig.9.
- For details of synchronization timing see Fig.5.
- For details of display output timing see Fig.7.
- The I<sup>2</sup>C-bus timings are referred to  $V_{IH} = 3$  V and  $V_{IL} = 1.5$  V. For waveforms see Fig.8.
- The memory interface timings are referred to  $V_{IL} = 1.5$  V. For waveforms see Fig.9.



(a)




shaded regions equal in area

7291395.P

(b)

Fig.3 (a) F6, TTC and TTD input circuitry (b) input waveform parameters.





Data stable: 1 is  $\geq 2.0 \text{ V}$ ; 0 is  $\leq 0.8 \text{ V}$ .

Fig.4 Teletext data input timing.







Fig.5 Synchronization timing.



Line sync pulses ( $\overline{\text{LSP}}$ ), equalizing pulses ( $\overline{\text{EP}}$ ), and broad pulses ( $\overline{\text{BP}}$ ) are combined to provide the text composite sync waveform ( $\overline{\text{TCS}}$ ) as shown. All timings measured from falling edge of  $\overline{\text{LSP}}$  with a tolerance of  $\pm 100$  ns.

Fig.6 Composite sync waveforms.



(1) also BLAN in character and box blanking

7Z91398

Fig.7 Display output timing (a) line rate (b) field rate.






Fig.8 I<sup>2</sup>C-bus timing.



(a) READ




(b) WRITE

7291399

Fig.9 Memory interface timing (a) read (b) write.

APPLICATION INFORMATION



(1) Ceramic resonator e.g. Kyocera KBR 6.0 M.

Fig. 10 ECCT based multi-page decoder circuit diagram.

## APPLICATION INFORMATION (continued)

### ECCT page memory organization

The organization of a page memory is shown in Fig.11. The ECCT provides an additional row compared with first generation decoders bringing the display format up to 40 characters by 25 rows. Rows 0 to 23 form the teletext page as broadcast and row 24 is the extra row available for user-generated status messages.

**A MORE DETAILED DESCRIPTION OF ECCT OPERATION AND APPLICATION IS AVAILABLE ON REQUEST.**




Fig.11 Page memory organization.

Table 1 Row 25 received control data format

D0	PU0	PT0	MU0	MT0	HU0	HT0	C7	C11	MAG0	0	
D1	PU1	PT1	MU1	MT1	HU1	HT1	C8	C12	MAG1	0	
D2	PU2	PT2	MU2	MT2	HU2	C5	C9	C13	MAG2	0	
D3	PU3	PT3	MU3	C4	HU3	C6	C10	C14	0	0	
D4	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	FOUND	0
D5	0	0	0	0	0	0	0	0	0	PBLF	
D6	0	0	0	0	0	0	0	0	0	0	
D7	0	0	0	0	0	0	0	0	0	0	

Column 0    1    2    3    4    5    6    7    8    9

Where:

MAG	magazine		MU	minutes units	
PU	page units	} page number	MT	minutes tens	} page sub-code
PT	page tens		HU	hours units	
PBLF	page being looked for		HT	hours tens	
FOUND	LOW for page has been found		C4-C14	transmitted control bits	
HAM.ER	Hamming error in corresponding byte				

Row 0

Row 0 is for the page header. The first seven columns (0 to 6) are free for status messages. The eighth is an alphanumeric white or green control character, written automatically by ECCT to give a green rolling header when a page is being looked for. The last eight characters are for rolling time.

Row 25

The first 10 bytes of row 25 contain control data relating to the received page. Seven digits are used to identify a page as shown in Table 1. The remaining 14 bytes are free for use by the microcomputer.

Register maps

ECCT mode registers R1 to R11 are shown in Table 2. R1 to R10 are WRITE only; R11 is READ/WRITE.

Register map (R3), for page requests, is shown in detail in Table 3.

Table 2 ECCT register map

D7	D6	D5	D4	D3	D2	D1	D0	
TA	$\overline{7+P}$ / 8 BIT	ACQ. ON/OFF	EXTENSION PACKET ENABLE	$\overline{DEW}$ / FULL FIELD	TCS ON	T1	T0	R1 Mode
—	BANK SELECT A2	ACQ. CCT A1	ACQ. CCT A0	TB	START COLUMN SC2	START COLUMN SC1	START COLUMN SC0	R2 Page request address
—	—	—	PRD4	PRD3	PRD2	PRD1	PRD0	R3 Page request data
—	—	—	—	—	A2	A1	A0	R4 Display chapter
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN	R5 Display control (normal)
BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN	R6 Display control (newsflash/subtitle)
STATUS ROW BTM/TOP	CURSOR ON	$\overline{CONCEAL}$ / REVEAL	$\overline{TOP}$ / BOTTOM	$\overline{SINGLE}$ / DOUBLE HEIGHT	BOX ON 24	BOX ON 1-23	BOX ON 0	R7 Display mode
—	—	—	—	CLEAR MEM.	A2	A1	A0	R8 Active chapter
—	—	—	R4	R3	R2	R1	R0	R9 Active row
—	—	C5	C4	C3	C2	C1	C0	R10 Active column
D7 (R/W)	D6 (R/W)	D5 (R/W)	D4 (R/W)	D3 (R/W)	D2 (R/W)	D1 (R/W)	D0 (R/W)	R11 Active data

— bit does not exist

Notes to Table 2

The arrows shown on the right of the register map indicate that the register auto-increments to the next one on the following I<sup>2</sup>C transmission byte. TA and TB must be logic 0 for normal operation.

All bits in registers R1 to R10 are cleared to logic 0 on power-up except bits D0 and D1 of registers R5 and R6 which are set to logic 1.

All memory is cleared to 'space' (00100000) on power-up, except row 0 column 7 chapter 0, which is 'alpha white' (00000111) as the acquisition circuit is enabled but all pages are on hold.

## APPLICATION INFORMATION (continued)

**Table 2** (continued)

Where:

R1 Mode

T0, T1

TCS ON

DEW/FULL FIELD

7 + P/8 BIT

TA, TB

R2 Page request address

START COLUMN

ACQ CCT

BANK SELECT

R3 Page request data

R4 Display chapter

R5, R6 Display control

PON

TEXT

COR

BKGND

These functions have IN and OUT referring to inside and outside the boxing function respectively.

R7 Display mode

BOX ON 0 (1-23, 24)

STATUS ROW BTM/TOP

R8 to R11

interlace/non-interlace 312/313 line control

text composite sync or direct sync select

field-flyback or full channel mode

7 bits with parity checking or 8-bit mode

test bits; 0 for normal operation

start column for page request data

selects one of four acquisition circuits

selects bank of four pages being addressed for acquisition

see Table 3

determines which of the 8 pages is displayed

for normal and newflash/subtitle

picture on

text on

contrast reduction on

background colour on

boxing function allowed on row 0 (row 1-23, 24)

row 25 displayed above or below the main text

active chapter, row, column and data information written to or read from page memory via the I<sup>2</sup>C-bus.



**Table 3** Register map for page requests (R3)

Start Column	PRD4	PRD3	PRD2	PRD1	PRD0
0	Do care Magazine	$\overline{\text{HOLD}}$	MAG2	MAG1	MAG0
1	Do care Page tens	PT3	PT2	PT1	PT0
2	Do care Page units	PU3	PU2	PU1	PU0
3	Do care Hours tens	X	X	HT1	HT0
4	Do care Hours units	HU3	HU2	HU1	HU0
5	Do care Minutes tens	X	MT2	MT1	MT0
6	Do care Minutes units	MU3	MU2	MU1	MU0

**Notes to Table 3**

Abbreviations are as for Table 1 except for DO CARE bits.

When the DO CARE bit is set to logic 1 this means the corresponding digit is to be taken into account for page requests. If the DO CARE bit is set to logic 0 the digit is ignored. This allows, for example, 'normal' or 'timed page' selection.

If  $\overline{\text{HOLD}}$  is set LOW, the page is held and not updated.

There are four groups of data shown in Table 3, one for each acquisition circuit (four simultaneous page requests).

Columns auto-increment on successive I<sup>2</sup>C transmission bytes.

APPLICATION INFORMATION (continued)

CHARACTER SETS

Several versions of the ECCT are available, offering a variety of character sets. The full character sets are shown in Tables 4a to 4d.

The world system teletext specification allows the selection of national character sets via the page header transmission bits, C12 to C14. These bits are automatically decoded by the ECCT, the resulting character sets are shown in Tables 6a to 6d. For certain languages, control software processing of the extension packet data may be required for optimum usage of the range of available characters. See Fig. 12 for alphanumeric and graphic options.




Fig.12 Alphanumeric and graphic options.

Table 4a Character data input decoding, West European languages (SAA5243P/E/M2)

BIT S	b <sub>8</sub> →				b <sub>7</sub> →				b <sub>6</sub> →				b <sub>5</sub> →				column					
	0	0	0 or 1	0	0	0	0 or 1	0	0	0	0 or 1	0	0	0	0 or 1	0		0	0	0 or 1	0	
b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	0	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	12	13	14	15	
0	0	0	0	0	alpha- numerics black	graphics black	□	□	0	□	S	P	°	□	p	□	@	É	é	à	i	À
0	0	0	1	1	alpha- numerics red	graphics red	!	□	1	□	A	Q	a	□	q	□	—	é	ù	è	ú	À
0	0	1	0	2	alpha- numerics green	graphics green	”	□	2	□	B	R	b	□	r	□	¼	ä	à	â	ü	È
0	0	1	1	3	alpha- numerics yellow	graphics yellow	#	□	3	□	C	S	c	□	s	□	£	#	£	é	ç	í
0	1	0	0	4	alpha- numerics blue	graphics blue	\$	□	4	□	D	T	d	□	t	□	\$	X	\$	i	\$	Í
0	1	0	1	5	alpha- numerics magenta	graphics magenta	%	□	5	□	E	U	e	□	u	□	€	€	ä	æ	œ	ó
0	1	1	0	6	alpha- numerics cyan	graphics cyan	&	□	6	□	F	V	f	□	v	□	©	©	ö	ø	o	ò
0	1	1	1	7	alpha- numerics white**	graphics white	'	□	7	□	G	W	g	□	w	□	?	?	·	ç	N	Ú
1	0	0	0	8	flash	conceal display	(	□	8	□	H	X	h	□	x	□		ö	ó	õ	ñ	æ
1	0	0	1	9	steady**	contiguous graphics**	)	□	9	□	I	Y	i	□	y	□	¾	ä	é	ù	è	Æ
1	0	1	0	10	end box**	separated graphics	*	□	:	□	J	Z	j	□	z	□	÷	ü	i	ç	à	ð
1	0	1	1	11	start box	ESC	+	□	;	□	K	Ä	k	□	ä	□	←	Ä	°	ë	á	Ð
1	1	0	0	12	normal height	black back- ground	,	□	<	□	L	Ö	l	□	ö	□	½	Ö	ç	ë	é	ø
1	1	0	1	13	double height	new back- ground	-	□	=	□	M	Ü	m	□	ü	□	→	Ä	→	ü	i	ø
1	1	1	0	14	SO	hold graphics	.	□	>	□	N	^	n	□	ß	□	↑	Ü	↑	ï	ó	þ
1	1	1	1	15	SI	release graphics	/	□	?	□	O	_	o	□	■	□	#	_	#	#	ú	þ

\* These control characters are reserved for compatibility with other data codes

7296828.4

\*\* These control characters are presumed before each row begins





APPLICATION INFORMATION (continued)

Table 4d Character data input decoding, Arabic and Hebrew languages (SAA5243P/L)

B I T S																		
	0	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	12	13	14	15
0 0 0 0	0	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	12	13	14	15
0 0 0 0	0	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	12	13	14	15
0 0 0 1	1																	
0 0 1 0	2																	
0 0 1 1	3																	
0 1 0 0	4																	
0 1 0 1	5																	
0 1 1 0	6																	
0 1 1 1	7																	
1 0 0 0	8	flash	conceal display															
1 0 0 1	9	steady**	contiguous graphics															
1 0 1 0	10	end box	separated graphics															
1 0 1 1	11	start box	TWIST															
1 1 0 0	12	normal height	black** back-ground															
1 1 0 1	13	double height	new back-ground															
1 1 1 0	14	<u>SO</u>	hold graphics															
1 1 1 1	15	<u>SI</u>	release graphics															

\* These control characters are reserved for compatibility with other data codes

\*\* These control characters are presumed before each row begins

722679.3

**Notes to Table 4**

1. Control characters shown in columns 0 and 1 are normally displayed as spaces.
2. Codes may be referred to by column and row. For example 2/5 refers to %.
3. Black represents displayed colour. White represents background.
4. Character rectangle shown as follows: □
5. National option characters are shown in Table 6.
6. Characters 8/6, 8/7, 9/5, 9/6 and 9/7 are special characters (for /E and /H character tables only) to combine with character 8/5.
7. With bit 8 = 0 national option character will be decoded according to the setting of control bits C12 to C14 (see Table 6).



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

APPLICATION INFORMATION (continued)

Table 5 SAA5243 basic character matrix

2/0		2/8		3/0		3/8		4/0	NC	4/8		5/0		5/8		6/0	NC	6/8		7/0		7/8	
2/1		2/9		3/1		3/9		4/1		4/9		5/1		5/9		6/1		6/9		7/1		7/9	
2/2		2/10		3/2		3/10		4/2		4/10		5/2		5/10		6/2		6/10		7/2		7/10	
2/3	NC	2/11		3/3		3/11		4/3		4/11		5/3		5/11	NC	6/3		6/11		7/3		7/11	NC
2/4	NC	2/12		3/4		3/12		4/4		4/12		5/4		5/12	NC	6/4		6/12		7/4		7/12	NC
2/5		2/13		3/5		3/13		4/5		4/13		5/5		5/13	NC	6/5		6/13		7/5		7/13	NC
2/6		2/14		3/6		3/14		4/6		4/14		5/6		5/14	NC	6/6		6/14		7/6		7/14	NC
2/7		2/15		3/7		3/15		4/7		4/15		5/7		5/15	NC	6/7		6/15		7/7		7/15	

7Z91405

Where: NC national option character position.



Table 6a SAA5243P/E/M2 national option character set

LANGUAGE	PHCB (1)			CHARACTER POSITION ( COLUMN/ROW)													
	C12	C13	C14	2/3	2/4	4/0	5/11	5/12	5/13	5/14	5/15	6/0	7/11	7/12	7/13	7/14	
ENGLISH	0	0	0	£	\$	@	†	12	↑	↑	#	—	14		¾	÷	
GERMAN	0	0	1	#	\$	S	Ä	Ö	Ü	^	□	°	ä	ö	ü	ß	
SWEDISH	0	1	0	#	Å	É	Ä	Ö	Ü	Å	□	é	ä	ö	ü	Û	
ITALIAN	0	1	1	£	\$	é	°	ç	†	↑	#	ù	à	ò	è	ì	
FRENCH	1	0	0	é	ì	à	è	é	ù	î	#	è	à	ò	ù	ç	
SPANISH	1	0	1	ç	\$	i	à	é	í	ó	ú	ú	ü	ñ	è	à	

7222659.2

(1) Where PHCB are the Page Header Control bits. Other combinations of PHCB default to English. Only the above characters change with the PHCB. All other characters in the basic set are shown in Table 5.

APPLICATION INFORMATION (continued)

Table 6b SAA5243P/H national option character set

LANGUAGE	PHCB (1)			CHARACTER POSITION ( COLUMN/ROW)													
	C12	C13	C14	2/3	2/4	4/0	5/11	5/12	5/13	5/14	5/15	6/0	7/11	7/12	7/13	7/14	
POLISH	0	0	0	#	ń	ą	z	ś	ł	ć	ó	ę	ź	ś	z	ż	
GERMAN	0	0	1	#	ß	ä	ä	ö	ü	ü	°	ä	ä	ö	ü	ß	
SWEDISH	0	1	0	#	å	é	ä	ö	ä	ö	ü	é	ä	ö	ä	ü	
SERBO-CROAT	1	0	1	#	š	č	ć	ž	đ	š	è	č	ć	ž	đ	š	
CZECHOSLOVAK	1	1	0	#	š	č	č	ž	ý	í	ř	é	á	ě	ú	š	
RUMANIAN	1	1	1	#	ş	ţ	ă	ş	ă	ş	ţ	ă	ă	ş	ţ	ă	

722268.1

(1) Where PHCB are the Page Header Control bits. Other combinations of PHCB default to German. Only the above characters change with the PHCB. All other characters in the basic set are shown in Table 5.

Table 6c SAA5243P/K national option character set

	2	3	4	5	6	7		2	3	4	5	6	7
0	□	0	@	P	—	p	0	□	0	أ	ب	ج	د
1	!	1	A	Q	a	q	1	!	1	هـ	و	ز	ح
2	”	2	B	R	b	r	2	”	2	ط	ي	ك	ل
3	£	3	C	S	c	s	3	£	3	م	ن	هـ	و
4	\$	4	D	T	d	t	4	\$	4	ز	ح	ط	ي
5	%	5	E	U	e	u	5	%	5	ق	ك	م	ن
6	&	6	F	V	f	v	6	ج	6	ل	ن	ز	ح
7	'	7	G	W	g	w	7	ي	7	ا	ب	ج	د
8	(	8	H	X	h	x	8	)	8	ر	ط	و	ز
9	)	9	I	Y	i	y	9	(	9	ة	ف	ق	ك
10	*	:	J	Z	j	z	10	*	:	ت	ث	د	هـ
11	+	;	K	+ <sub>2</sub>	k <sub>2</sub>	¼	11	+	:	ذ	ر	س	ط
12	,	<	L	½	l		12	,	>	ج	ح	ط	ي
13	-	=	M	→	m	¾	13	-	=	ب	ج	ح	ط
14	.	>	N	↑	n	÷	14	.	<	ب	ج	ح	ط
15	/	?	O	#	o	■	15	/	?	ل	#	ي	■
LANGUAGE	ENGLISH						ARABIC						
PHCB <sup>(1)</sup> (C12, C13, C14)	0 0 0						1 1 1						

7Z22790

(1) Where PHCB are the Page Header Control bits. Other combinations of PHCB default to English.

APPLICATION INFORMATION (continued)

Table 6d SAA5243P/L national option character set

	2	3	4	5	6	7		2	3	4	5	6	7
0	□	0	@	P	N	J	0	□	0	أ	ب	ج	د
1	!	1	A	Q	I	O	1	!	1	هـ	و	ز	ح
2	"	2	B	R	ا	U	2	"	2	ط	ي	ك	ل
3	£	3	C	S	T	ف	3	£	3	م	ن	س	ع
4	\$	4	D	T	ن	g	4	\$	4	ف	ق	ص	غ
5	%	5	E	U	ي	Y	5	%	5	ك	ط	ب	م
6	&	6	F	V	I	Y	6	ل	6	ا	ب	ن	ق
7	'	7	G	W	ن	p	7	س	7	ا	ط	هـ	ك
8	(	8	H	X	U	l	8	)	8	ب	ظ	و	ا
9	)	9	I	Y	'	ش	9	(	9	ة	ف	س	ل
10	*	:	J	Z	l	l	10	*	:	ت	ف	ب	م
11	+	;	K	←	U	∞	11	+	;	ق	ف	ن	م
12	,	<	L	ل <sub>2</sub>	U		12	,	>	ج	ح	ك	ن
13	-	=	M	→	o	¾	13	-	=	ب	ح	ك	ن
14	.	>	N	↑	D	÷	14	.	<	أ	ب	ك	ل
15	/	?	O	#	l	■	15	/	؟	أ	#	؟	■
LANGUAGE	HEBREW/ENGLISH							ARABIC					
PHCB <sup>(1)</sup> (C12, C13, C14)	1 0 1							1 1 1					

7222789

(1) Where PHCB are the Page Header Control bits. Other combinations of PHCB default to English.



### ENHANCED COMPUTER CONTROLLED TELETXT CIRCUIT (USECCT)

#### GENERAL DESCRIPTION

The SAA5245 is a MOS N-channel integrated circuit which performs all the digital logic functions of a 525-line World System Teletext decoder. It operates in conjunction with the teletext video processor SAA5231, standard static RAMs and is controlled via the 2-wire I<sup>2</sup>C-bus. The device can be used to provide videotex display conforming to a serial character attribute protocol.

#### Features

- Microcomputer controlled for flexibility
- High quality flicker-free display using a 12 x 8 character matrix
- Field flyback (lines 5 to 19), or full channel (all lines) data acquisition
- Up to four simultaneous page requests enabling acquisition during one magazine cycle
- Direct interface up to 8 K bytes static RAM
- Automatic language selection of up to seven different languages
- 25th display row for software generated status messages
- Automatic processing of gearing function
- Cursor control for videotex/teletext software
- 7-bits parity or 8-bit data acquisition
- Extension packet reception option
- Standard I<sup>2</sup>C-bus slave transceiver (slave address 0010001)
- Single 5 volt power supply
- Mask programmable character sets
- Slave sync mode operation
- Odd/even field output for de-interlaced displays




Fig. 1 Block diagram.

#### PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).




Fig. 2 Pinning diagram.

**PINNING**

1	V <sub>DD</sub>
2, 3, 40	A11, A12, A10
4	$\overline{OE}$
5	$\overline{WE}$
6	TTD

**Power supply:** + 5 V power supply pin.

**Chapter Address:** three outputs that select which 1 K byte chapter of external RAM is being accessed for any read or write cycle.

**Output Enable:** active low output signal used to control the reading of the external RAM. It occurs continuously at a 1 MHz rate.

**Write Enable:** active low output signal used to control the writing of data to the external RAM. It occurs for a valid write cycle only and is interleaved with the read cycles.

**Teletext Data:** input from the SAA5231 Video Input Processor (VIP2). It is clamped to V<sub>SS</sub> for 4 to 8 μs of each television line to maintain the correct DC level following the external AC coupling.

7	TTC	<b>Teletext Clock:</b> 5.727 MHz clock input from the SAA5231. It is internally AC coupled to an active clamp input buffer.
8	$\overline{\text{ODD}}/\text{EVEN}$	<b>Odd/Even:</b> for interlaced mode, the output changes once per field at 2 $\mu\text{s}$ before the end of line 1 (263). The output is high for even fields and low for odd fields.
9	F6	<b>Character display clock:</b> 6.042 MHz clock input from the SAA5231. It is internally AC coupled to an active clamp input buffer.
10	VCS	<b>Video Composite Sync:</b> input from the SAA5231 derived from the incoming video signal. Sync pulses are active high.
11	SAND	<b>Sandcastle:</b> 3-level sandcastle output to the SAA5231 containing the phase locking and colour burst blanking information.
12	$\overline{\text{TCS}}/\overline{\text{SCS}}$	<b>Text Composite Sync/Scan Composite Sync:</b> as an output an active low composite sync waveform (TCS) with interlaced or non-interlaced format (see Fig. 6) which is fed to the SAA5231 to drive the display timebases. Alternatively this pin can act as an input for an active low composite sync waveform (SCS) to 'slave' the display timing circuits.
13, 14, 15	R, G, B	<b>Red, Green, Blue:</b> these 3 open drain outputs are the character video signals to the television display circuits. They are active high and contain character and background information.
16	$\overline{\text{COR}}$	<b>Contrast Reduction:</b> open drain, active low output which allows selective contrast reduction of the television picture to enhance a mixed mode display.
17	BLAN	<b>Blanking:</b> open drain, active high output which controls the blanking of the television picture for a normal text display and for a mixed display.
18	Y	<b>Character foreground:</b> open drain, active high video output signal containing all the foreground information displayed on the television screen (e.g. for driving a display printer).
19	SCL	<b>Serial Clock:</b> input signal which is the I <sup>2</sup> C-bus clock from the microcontroller.
20	SDA	<b>Serial Data:</b> is the I <sup>2</sup> C-bus data line. It is an input/output function with an open drain output.
21	V <sub>SS</sub>	<b>Ground:</b> 0 volts.
22-29	DO-D7	<b>8 RAM data lines:</b> 3-state input/output pins which carry the data bytes to and from the external RAM.
30-39	A0-A9	<b>RAM address:</b> 10 output signals that determine which byte location within a 1 K byte chapter of external RAM is accessed for any read or write cycle.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range (pin 1)	$V_{DD}$	-0.3	+ 7.5	V
Input voltage range				
VCS, SDA, SCL, D0 - D7	$V_I$	-0.3	+ 7.5	V
TTC, TTD, F6, $\overline{TCS}/\overline{SCS}$	$V_I$	-0.3	+ 10.0	V
Output voltage range				
SAND, A0 - A12, $\overline{OE}$ , $\overline{WE}$ , D0 - D7, SDA, $\overline{ODD}/\overline{EVEN}$	$V_O$	-0.3	+ 7.5	V
R, G, B, BLAN, $\overline{COR}$ , Y	$V_O$	-0.3	+ 10.0	V
$\overline{TCS}/\overline{SCS}$				
Storage temperature range	$T_{stg}$	-55	+ 150	°C
Operating ambient temperature range	$T_{amb}$	-20	+ 70	°C



## CHARACTERISTICS

 $V_{DD} = 5\text{ V} \pm 10\%$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -20\text{ to } +70\text{ }^{\circ}\text{C}$  unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>SUPPLY</b>					
Supply voltage (pin 1)	$V_{DD}$	4.5	5.0	5.5	V
Supply current (pin 1)	$I_{DD}$	—	160	270	mA
<b>INPUTS (note 1)</b>					
<b>TTD (note 2)</b>					
External coupling capacitor	$C_{ext}$	—	—	50	nF
Input voltage (peak-to-peak value)	$V_{I(p-p)}$	2.0	—	7.0	V
Input data rise and fall times (note 3)	$t_r, t_f$	10	—	80	ns
Input data set-up time (note 4)	$t_{DS}$	40	—	—	ns
Input data hold time (note 4)	$t_{DH}$	40	—	—	ns
Input leakage current at $V_I = 0\text{ to }10\text{ V}$	$I_{LI}$	—	—	20	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF
<b>TTC; F6 (note 5)</b>					
DC input voltage range	$V_I$	-0.3	—	+10.0	V
AC input voltage (peak-to-peak value) F6	$V_{I(p-p)}$	1.0	—	7.0	V
AC input voltage (peak-to-peak value) TTC	$V_{I(p-p)}$	1.5	—	7.0	V
Input peaks relative to 50% duty cycle	$\pm V_p$	0.2	—	3.5	V
TTC clock frequency	$f_{TTC}$	—	5.727	—	MHz
F6 clock frequency	$f_{F6}$	—	6.042	—	MHz
Clock rise and fall times (note 3)	$t_r, t_f$	10	—	80	ns
Input leakage current at $V_I = 0\text{ to }10\text{ V}$	$I_{LI}$	—	—	20	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF
<b>VCS</b>					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times (note 3)	$t_r, t_f$	—	—	500	ns
Input leakage current at $V_I = 5.5\text{ V}$	$I_{LI}$	—	—	10	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>SCL</b>					
Input voltage LOW	$V_{IL}$	0	—	1.5	V
Input voltage HIGH	$V_{IH}$	3.0	—	$V_{DD}$	V
SCL clock frequency	$f_{SCL}$	0	—	100	kHz
Input rise and fall times (note 3)	$t_r, t_f$	—	—	2	$\mu s$
Input leakage current at $V_I = 5.5$ V	$I_{LI}$	—	—	10	$\mu A$
Input capacitance	$C_I$	—	—	7	pF
<b>INPUT/OUTPUTS (note 6)</b>					
<b><math>\overline{TCS}</math> (output)/<math>\overline{SCS}</math> (input)</b>					
Input voltage LOW	$V_{IL}$	0	—	1.5	V
Input voltage HIGH	$V_{IH}$	3.5	—	10.0	V
Input rise and fall times (note 3)	$t_r, t_f$	—	—	500	ns
Input leakage current at $V_I = 0$ to 10 V and output in high impedance state	$\pm I_{LI}$	—	—	10	$\mu A$
Input capacitance	$C_I$	—	—	7	pF
Output voltage LOW at $I_{OL} = 0.4$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA at $I_{OH} = 0.1$ mA	$V_{OH}$ $V_{OH}$	2.4 2.4	— —	$V_{DD}$ 6.0	V V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	100	ns
Load capacitance	$C_L$	—	—	50	pF
<b>SDA (note 7)</b>					
Input voltage LOW	$V_{IL}$	0	—	1.5	V
Input voltage HIGH	$V_{IH}$	3.0	—	$V_{DD}$	V
Input rise and fall times (note 3)	$t_r, t_f$	—	—	2	$\mu s$
Input leakage current at $V_I = 5.5$ V with output off	$I_{LI}$	—	—	10	$\mu A$
Input capacitance	$C_I$	—	—	7	pF
Output voltage LOW at $I_{OL} = 3$ mA	$V_{OL}$	0	—	0.5	V
Output fall time between 3.0 V and 1.0 V levels	$t_f$	—	—	200	ns
Load capacitance	$C_L$	—	—	400	pF

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>INPUT/OUTPUTS (continued)</b>					
<b>D0-D7 (note 8)</b>					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	$V_{DD}$	V
Input leakage current at $V_I = 0$ V to 5.5 V and output in high impedance state	$\pm I_{LI}$	—	—	10	$\mu A$
Input capacitance	$C_I$	—	—	7	pF
Output voltage LOW at $I_{OL} = 1.6$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	50	ns
Load capacitance	$C_L$	—	—	120	pF
<b>OUTPUTS (note 6)</b>					
<b>A0-A12; <math>\overline{OE}</math>; <math>\overline{WE}</math> (note 8)</b>					
Output voltage LOW at $I_{OL} = 1.6$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	50	ns
Load capacitance	$C_L$	—	—	120	pF
<b><math>\overline{ODD}</math>/EVEN</b>					
Output voltage LOW at $I_{OL} = 0.4$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH at $-I_{OH} = 0.2$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 2.2 V levels	$t_r, t_f$	—	—	100	ns
Load capacitance	$C_L$	—	—	50	pF
<b>SAND (note 9)</b>					
Output voltage LOW at $I_{OL} = 0.2$ mA	$V_{OL}$	0	—	0.25	V
Output voltage INTERMEDIATE at $I_{OL} = \pm 10 \mu A$	$V_{OI}$	1.1	—	3.1	V


## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>SAND (continued)</b>					
Output voltage HIGH at $I_{OH} = 0$ to $-10 \mu\text{A}$	$V_{OH}$	4.0	—	$V_{DD}$	V
Output rise time $V_{OL}$ to $V_{OI}$ between 0.4 V and 0.9 V levels	$t_{r1}$	—	—	400	ns
Output rise time $V_{OI}$ to $V_{OH}$ between 3.3 V and 3.8 V levels	$t_{r2}$	—	—	200	ns
Output fall time $V_{OH}$ to $V_{OL}$ between 3.8 V and 0.4 V levels	$t_f$	—	—	50	ns
Load capacitance	$C_L$	—	—	30	pF
<b>R; G; B; <math>\overline{\text{COR}}</math>; BLAN; Y (note 10)</b>					
Output voltage LOW at $I_{OL} = 2 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output voltage LOW at $I_{OL} = 5 \text{ mA}$	$V_{OL}$	0	—	1.0	V
Pull-up voltage as seen at pin	$V_{PU}$	—	—	6.0	V
Output fall time with a load resistor of $1.2 \text{ k}\Omega$ to 6 V and measured between 5.5 V and 1.5 V	$t_f$	—	—	20	ns
Skew delay between outputs with a load resistor of $1.2 \text{ k}\Omega$ to 6 V and measured on the falling edges at 3.5 V	$t_{SK}$	—	—	20	ns
Load capacitance	$C_L$	—	—	25	pF
Output leakage current at $V_{PU} = 0$ to 6 V with output off	$I_{LO}$	—	—	10	$\mu\text{A}$
<b>TIMING</b>					
<b>I<sup>2</sup>C-bus (note 11)</b>					
Clock low period	$t_{LOW}$	4	—	—	$\mu\text{s}$
Clock high period	$t_{HIGH}$	4	—	—	$\mu\text{s}$
Data set-up time	$t_{SU}; \text{DAT}$	250	—	—	ns
Data hold time	$t_{HD}; \text{DAT}$	170	—	—	ns
Stop set-up time from clock high	$t_{SU}; \text{STO}$	4	—	—	$\mu\text{s}$
Start set-up time following a stop	$t_{BUF}$	4	—	—	$\mu\text{s}$
Start hold time	$t_{HD}; \text{STA}$	4	—	—	$\mu\text{s}$
Start set-up time following clock low-to-high transition	$t_{SU}; \text{STA}$	4	—	—	$\mu\text{s}$


parameter	symbol	min.	typ.	max.	unit
<b>TIMING (continued)</b>					
<b>Memory interface (note 12)</b>					
Cycle time	$t_{CY}$	—	495	—	ns
Address change to $\overline{OE}$ LOW	$t_{OE}$	60	—	—	ns
Address active time	$t_{ADDR}$	450	495	—	ns
$\overline{OE}$ pulse duration	$t_{OEW}$	320	—	—	ns
Access time from $\overline{OE}$ to data valid	$t_{ACC}$	—	—	200	ns
Data hold time from $\overline{OE}$ HIGH or address change	$t_{DH}$	0	—	—	ns
Address change to $\overline{WE}$ LOW	$t_{WE}$	40	—	—	ns
$\overline{WE}$ pulse duration	$t_{WEW}$	200	—	—	ns
Data set-up time to $\overline{WE}$ HIGH	$t_{DS}$	100	—	—	ns
Data hold time from $\overline{WE}$ HIGH	$t_{DHWE}$	20	—	—	ns
Write recovery time	$t_{WR}$	25	—	—	ns
<b>QUALITY (note 13)</b>					
<b>Failure rate</b>					
Failure rate at $T_{amb} = 55\text{ }^{\circ}\text{C}$ ( $1 \times 10^{-6}$ failures per hour)		—	—	1000	FITS

**Notes to the characteristics**

- All inputs are protected against static charge under normal handling.
- The TTD input incorporates an internal clamping diode in addition to the active clamping transistor (see Fig. 3).
- Rise and fall times between 10% and 90% levels.
- Teletext input data set-up and hold times are with respect to a 50% duty cycle level of the rising edge of the teletext clock input (TTC). Data stable  $1 \geq 2.0\text{ V}$ ; data stable  $0 \leq 0.8\text{ V}$  (see Fig. 4).
- The TTC and F6 inputs have internal clamping diodes and are AC coupled (see Fig. 3).
- All outputs and input/outputs are protected against static charge under normal handling and connection to  $V_{DD}$  and  $V_{SS}$ .
- For details of I<sup>2</sup>C-bus timing see Fig. 8.
- For details of RAM timing see Fig. 9.
- For details of synchronization timing see Fig. 5.
- For details of display output timing see Fig. 7.
- The I<sup>2</sup>C-bus timings are referred to  $V_{IH} = 3\text{ V}$  and  $V_{IL} = 1.5\text{ V}$ . For waveforms see Fig. 8.
- The memory interface timings are referred to  $V_{IL} = 1.5\text{ V}$ . For waveforms see Fig. 9.
- This device shall meet the requirements of the Elcoma General Quality and Specification for ICs: URV - 4 - 2 - 59/601 (LSI).




(a)



(b)

7222462

Fig. 3 (a) F6, TTC and TTD input circuitry (b) input waveform parameters.



Data stable: 1 is  $\geq 2.0 \text{ V}$ ; 0 is  $\leq 0.8 \text{ V}$ .

Fig. 4 Teletext data input timing.

DEVELOPMENT DATA






Fig. 5 Synchronization timing.



Line sync pulses (LSP), equalizing pulses (EP) and broad pulses (BP) are combined to provide the text composite sync waveform (TCS) as shown. All timings measured from falling edge of LSP with a tolerance of  $\pm 100$  ns.

Fig. 6 Composite sync waveforms (525-line version).





(1) also BLAN in character and box blanking

7222461.1

Fig. 7 Display output timing (a) line rate (b) field rate.

DEVELOPMENT DATA





Fig. 8 I<sup>2</sup>C-bus timing.



7291399

Fig. 9 Memory interface timing (a) read (b) write.

DEVELOPMENT DATA




Fig. 10 ODD/EVEN timing diagram.

APPLICATION INFORMATION




Fig. 11 USECCT based multi-page decoder circuit diagram.

**USECCT page memory organization**

The organization of a page memory is shown in Fig. 12. The USECCT provides an additional row compared with first generation decoders bringing the display format up to 40 characters by 25 rows. Rows 0 to 23 form the teletext page as broadcast and row 24 is the extra row available for user-generated status messages.

**A MORE DETAILED DESCRIPTION OF USECCT OPERATION AND APPLICATION IS AVAILABLE ON REQUEST.**

DEVELOPMENT DATA




Fig. 12 Page memory organization.

**Table 1** Row 25 received control data format

D0	PU0	PT0	MU0	MT0	HU0	HT0	C7	C11	MAG0	0
D1	PU1	PT1	MU1	MT1	HU1	HT1	C8	C12	MAG1	0
D2	PU2	PT2	MU2	MT2	HU2	C5	C9	C13	0	0
D3	PU3	PT3	MU3	C4	HU3	C6	C10	C14	0	0
D4	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	HAM.ER	FOUND	0
D5	0	0	0	0	0	0	0	0	0	PBLF
D6	0	0	0	0	0	0	0	0	0	0
D7	0	0	0	0	0	0	0	0	0	0

Column 0    1    2    3    4    5    6    7    8    9

Where:

- |        |                                     |               |            |                          |                 |
|--------|-------------------------------------|---------------|------------|--------------------------|-----------------|
| MAG    | magazine                            | } page number | MU         | minutes units            | } page sub-code |
| PU     | page units                          |               | MT         | minutes tens             |                 |
| PT     | page tens                           |               | HU         | hours units              |                 |
| PBLF   | page being looked for               | HT            | hours tens |                          |                 |
| FOUND  | LOW for page has been found         |               | C4-C14     | transmitted control bits |                 |
| HAM.ER | Hamming error in corresponding byte |               |            |                          |                 |

## APPLICATION INFORMATION (continued)

*Row 0*

Row 0 is for the page header. The first seven columns (0 to 6) are free for status messages. The eighth is an alphanumeric white or green control character, written automatically by USECCT to give a green rolling header when a page is being looked for. The last eight characters are for rolling time.

*Row 25*

The first 10 bytes of row 25 contain control data relating to the received page. Seven digits are used to identify a page as shown in Table 1. The remaining 14 bytes are free for use by the microcomputer.

**Register maps**

USECCT mode registers R1 to R11 are shown in Table 2. R1 to R10 are WRITE only; R11 is READ/WRITE.

Register map (R3), for page requests, is shown in detail in Table 3.

Table 2 USECCT register map

		D7	D6	D5	D4	D3	D2	D1	D0
Operating mode	R1	TA	$\overline{7 + P}$ / 8 BIT	ACQ. ON/OFF	EXTENSION PACKET ENABLE	$\overline{DEW}$ / FULL FIELD	TCS ON	T1	T0
Page request address	R2	—	BANK SELECT A2	ACQ. CCT A1	ACQ. CCT A0	TB	START COLUMN SC2	START COLUMN SC1	START COLUMN SC0
Page request data	R3	—	—	—	PRD4	PRD3	PRD2	PRD1	PRD0
Display chapter	R4	—	—	—	—	—	A2	A1	A0
Display control (normal)	R5	BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN
Display control (newsflash/subtitle)	R6	BKGND OUT	BKGND IN	COR OUT	COR IN	TEXT OUT	TEXT IN	PON OUT	PON IN
Display mode	R7	STATUS ROW $\overline{BTM/TOP}$	CURSOR ON	$\overline{CONCEAL}$ / REVEAL	$\overline{TOP}$ / BOTTOM	$\overline{SINGLE}$ / DOUBLE HEIGHT	BOX ON 24	BOX ON 1-23	BOX ON 0
Active chapter	R8	—	—	—	—	CLEAR MEM.	A2	A1	A0
Active row	R9	—	—	—	R4	R3	R2	R1	R0
Active column	R10	—	—	C5	C4	C3	C2	C1	C0
Active data	R11	D7 (R/W)	D6 (R/W)	D5 (R/W)	D4 (R/W)	D3 (R/W)	D2 (R/W)	D1 (R/W)	D0 (R/W)

—bit does not exist

**Notes to Table 2**

The arrows shown on the right of the register map indicate that the register auto-increments to the next one on the following I<sup>2</sup>C transmission byte. TA and TB must be logic 0 for normal operation.

All bits in registers R1 to R10 are cleared to logic 0 on power-up except bits D0 and D1 of registers R5 and R6 which are set to logic 1.

All memory is cleared to 'space' (00100000) on power-up, except row 0 column 7 chapter 0, which is 'alpha white' (00000111) as the acquisition circuit is enabled but all pages are on hold.

Where:

R1 Mode

T0, T1

TCS ON

DEW/FULL FIELD

7 + P/8 BIT

TA, TB

R2 Page request address

START COLUMN

ACQ CCT

BANK SELECT

R3 Page request data

R4 Display chapter

R5, R6 Display control

PCN

TEXT

COR

BKGND

These functions have IN and OUT referring to inside and outside the boxing function respectively.

R7 Display mode

BOX ON 0 (1-23, 24)

STATUS ROW BTM/TOP

R8 to R11

interlace/non-interlace 262/263 line control

text composite sync or direct sync select

field-flyback or full channel mode

7 bits with parity checking or 8-bit mode

test bits; 0 for normal operation

start column for page request data

selects one of four acquisition circuits

selects bank of four pages being addressed for acquisition

see Table 3

determines which of the 8 pages is displayed

for normal and newsflash/subtitle

picture on

text on

contrast reduction on

background colour on

boxing function allowed on row 0 (row 1-23, 24)

row 25 displayed above or below the main text

active chapter, row, column and data information written to or read from page memory via the I<sup>2</sup>C-bus

DEVELOPMENT DATA

## APPLICATION INFORMATION (continued)

**Table 3** Register map for page requests (R3)

Start Column	PRD4	PRD3	PRD2	PRD1	PRD0
0	Do care Magazine	$\overline{\text{HOLD}}$	X	MAG1	MAG0
1	Do care Page tens	PT3	PT2	PT1	PT0
2	Do care Page units	PU3	PU2	PU1	PU0
3	Do care Hours tens	X	X	HT1	HT0
4	Do care Hours units	HU3	HU2	HU1	HU0
5	Do care Minutes tens	X	MT2	MT1	MT0
6	Do care Minutes units	MU3	MU2	MU1	MU0

**Notes to Table 3**

Abbreviations are as for Table 1 except for D0 CARE bits.

When the D0 CARE bit is set to logic 1 this means the corresponding digit is to be taken into account for page requests. If the D0 CARE bit is set to logic 0 the digit is ignored. This allows, for example, 'normal' or 'timed page' selection.

If  $\overline{\text{HOLD}}$  is set LOW, the page is held and not updated.

There are four groups of data shown in Table 3, one for each acquisition circuit (four simultaneous page requests).

Columns auto-increment on successive I<sup>2</sup>C transmission bytes.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.



**CHARACTER SETS**

The US teletext specification allows the selection of national character sets via the page header transmission bits, C12 to C14 as shown in Table 4.

USECCT automatically decodes transmission bits C12 to C14. Other combinations of C12 to C14 are defaulted to English in SAA5245P/A. With 8-bit decoding the character matrices are shown in Table 5.


**Table 4** Selection of national character sets (SAA5245P/A)

PHCB	ENGLISH	GERMAN	SWEDISH	ITALIAN	FRENCH	SPANISH
C12	0	0	0	0	1	1
C13	0	0	1	1	0	0
C14	0	1	0	1	0	1

Where:

PHCB page header control bits.

DEVELOPMENT DATA



Character bytes are listed as transmitted from b<sub>1</sub> to b<sub>7</sub>.

**Fig. 13** Character format.

APPLICATION INFORMATION (continued)

Table 5 Character data input decoding (SAA5245A).

BITS b8 b7 b6 b5	0		0 or 1		0 or 1		0		0		0		1		1		1		1	
	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
b4 b3 b2 b1	column	0	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	12	13	14	15	
0 0 0 0	0	alpha- numerals black	graphics black			0	1	S	P	°	□	P	□	©	é	è	à	i	À	
0 0 0 1	1	alpha- numerals red	graphics red	!	□	1	□	A	Q	a	□	Q	□	—	é	ù	è	ù	À	
0 0 1 0	2	alpha- numerals green	graphics green	”	□	2	□	B	R	b	□	r	□	¼	ä	à	ä	ü	É	
0 0 1 1	3	alpha- numerals yellow	graphics yellow	#	□	3	□	C	S	c	□	s	□	£	#	£	é	ç	£	
0 1 0 0	4	alpha- numerals blue	graphics blue	\$	□	4	□	D	T	d	□	t	□	\$	×	\$	ì	\$	ì	
0 1 0 1	5	alpha- numerals magenta	graphics magenta	%	□	5	□	E	U	e	□	u	□	€	€	€	€	€	€	
0 1 1 0	6	alpha- numerals cyan	graphics cyan	&	□	6	□	F	V	f	□	v	□	©	©	©	©	©	©	
0 1 1 1	7	alpha- numerals white	graphics white	'	□	7	□	G	W	g	□	w	□	?	?	·	ç	N	U	
1 0 0 0	8	flash	conceal display	◁	□	8	□	H	X	h	□	x	□		ö	ö	ö	ñ	¢	
1 0 0 1	9	steady	contiguous graphics	▷	□	9	□	I	Y	i	□	y	□	¾	ä	è	ü	è	ç	
1 0 1 0	10	end box	separated graphics	*	□	:	□	J	Z	j	□	z	□	=	ü	i	ç	à	\	
1 0 1 1	11	start box	ESC	+	□	;	□	K	À	k	□	ä	□	←	À	°	è	á	]	
1 1 0 0	12	normal height	black back- ground	◁	□	<	□	L	Ö	l	□	ö	□	½	ö	ç	è	é	\	
1 1 0 1	13	double height	new back- ground	—	□	=	□	M	Ü	m	□	ü	□	→	À	→	ü	í	{	
1 1 1 0	14	SO	hold graphics	◁	□	>	□	N	^	n	□	ß	□	↑	Ü	↑	í	ó	~	
1 1 1 1	15	SI	release graphics	/	□	?	□	O	□	o	□	□	□	#	□	#	#	ü	}	

722467

Notes to Table 5

- Control characters shown in columns 0 and 1 are normally displayed as spaces.
- Codes may be referred to by column and row. For example 2/5 refers to %.
- Black represents displayed colour. White represents background.
- Character rectangle shown as follows: □
- Characters 8/6, 8/7, 9/5, 9/6 and 9/7 are special characters to combine with character 8/5.
- With bit 8 = 0 national option characters will be decoded according to the setting of control bits C12 to C14 (see Table 4).

\* These control characters are reserved for compatibility with other data codes.  
 \*\* These control characters are presumed before each row begins.

## INTERFACE FOR DATA ACQUISITION AND CONTROL (for multi-standard teletext systems)

### GENERAL DESCRIPTION

The SAA5250 is a CMOS Interface for Data Acquisition and Control (CIDAC) designed for use in conjunction with the Video Input Processor (SAA5230) in a multi-standard teletext decoder. The device retrieves data from a user selected channel (channel demultiplexer), as well as providing control signals and consecutive addressing space necessary to drive a 2 K bytes buffer memory.

The system operates in accordance with the following transmission standards:

- French Didon Antiope specification D2 A4-2 (DIDON)
- North American Broadcast Teletext specification (NABTS)
- U.K. teletext (CEEFAX)

### Features

- 7,5 MHz maximum conversion rate
- Three prefixes; DIDON, NABTS and U.K. teletext (CEEFAX)
- Mode without prefix
- Internal calculation of the validation (VAL) and colour burst blanking (CBB) signals, if programmed
- Programmable framing code and channel numbers
- Error parity calculation or not (odd parity)
- Hamming processing of the prefix byte
- Full channel or VBI reception
- Slow/fast mode (detection of page flags or not)
- Maximum/default format up to 63 bytes
- Addressing space of 2 K bytes of the static memory
- Multiplexed address/data information is compatible with Motorola or Intel microcontrollers
- CIDAC is 'MOTEL' compatible

### PACKAGE OUTLINES

SAA5250P: 40-lead DIL; plastic (SOT129).

SAA5250T: 40-lead mini-pack; plastic (VSO40; SOT158).




Fig. 1 Block diagram.

DEVELOPMENT DATA




Fig. 2 Pinning diagram.

## PINNING FUNCTION

mnemonic	pin no.	function
A10 and A0 to A9	1 and 30 to 39	Memory address outputs used by CIDAC to address a 2 K byte buffer memory
VAL OUT	2	Validation output signal used to control the location of the window for the framing code
VAL IN/SYNC	3	Validation input signal (line signal) used to give or calculate a window for the framing code detection
CBB	4	Colour burst blanking output signal used by the SAA5230 as a data slicer reset pulse
DCK	5	Data clock input, in synchronization with the serial data signal
SD	6	Serial data input, arriving from the demodulator
$\overline{MS}$	7	Chip enable output signal for buffer memory selection
$\overline{WE}$	8	Write command output for the buffer memory
DB7 to DB0	9 to 16	8-bit three state input/output data/address bus used to transfer commands, data and status between the CIDAC registers and the CPU
ALE	17	Demultiplexing input signal for the CPU data bus
$\overline{CE}$	18	Chip enable input for the SAA5250
$\overline{WR}$	19	Write command input (when LOW)
VSS	20	ground
$\overline{RD}$	21	Read command input (when LOW)
D0 to D7	22 to 29	8-bit three state input/output data bus used to transfer data between CIDAC and the buffer memory
VDD	40	+5 V power supply

## FUNCTIONAL DESCRIPTION

## Microcontroller interface

The microcontroller interface communicates with the CPU via the handshake signals DB7 – DB0, ALE, CS,  $\overline{RD}$ ,  $\overline{WR}$ . The microcontroller interface produces control commands as well as programming the registers to write their contents or read incoming status/data information from the buffer memory. The details of the codes used to address the registers are given in Table 2.

The CIDAC is 'MOTEL' compatible (MOTEL compatible means it is compatible with standard Motorola or Intel microcontrollers). It automatically recognizes the microcontroller type (such as the 6801 or 8501) by using the ALE signal to latch the state of the  $\overline{RD}$  input. No external logic is required.

Table 1 Recognition signals

CIDAC	8049/8051 timing 1	6801/6805 timing 2
ALE $\overline{RD}$ $\overline{WR}$	ALE $\overline{RD}$ $\overline{WR}$	AS DS, E, $\Phi 2$ R/ $\overline{W}$

Table 2 CIDAC register addressing


codes						function
R	W	CS	DB2	DB1	DB0	
1	0	0	0	0	0	write register R0
1	0	0	0	0	1	write register R1
1	0	0	0	1	0	write register R2
1	0	0	0	1	1	write register R3
1	0	0	1	0	0	write register R4
1	0	0	1	0	1	write register R5
1	0	0	1	1	0	write command register R6 (initialization command)
1	0	0	1	1	1	write register R7
0	1	0	0	0	0	read status
0	1	0	0	0	1	read data register
0	1	0	0	1	0	test (not used)
0	1	0	0	1	1	test (not used)

**Register organization**

*R0 register*

**Table 3** R0 Register contents

R04 slow/fast mode	R03 parity	R02 to R00 used prefixes
0 = slow mode 1 = fast mode	0 = no parity control 1 = odd parity	000 = DIDON long 001 = DIDON medium 010 = DIDON short 011 = not used 100 = U.K. teletext 101 = NABTS 110 } without prefix 111 }



7Z96676

**Fig. 3** Five prefixes.

All of the bytes (see Fig. 3) are Hamming protected. The hatched bytes are always stored in the memory in order to be processed by the CPU (see section 'Prefix processing'). In the mode without prefix all of the bytes which follow the framing code are stored in the memory until the end of the data packet, the format is then determined by the contents of the R3 register.

If R03 = 0; no parity control is carried out and the 8-bits of the incoming data bytes are stored in the fifo memory.

If R03 = 1; the 8th bit of the bytes following the prefix (data bytes) represents the result of the odd parity control.

If R04 = 0; the device operates in the slow mode. The CIDAC retrieves data from the user selected magazine (see section 'R1 and R2') and without searching for a start to a page stores the data into the FIFO memory.



If R04 = 1; the device operates in the fast mode. Prior to writing into the FIFO memory, the CIDAC searches for a start to a page which is variable due to the different prefixes:

- DIDON (long, medium and short): using the redundant bytes, SOH RS, X RS and SOH X (where X is a bit affected by a parity error)
- NABTS, the least significant bit of the PS byte is set to 1
- U.K. teletext, ROW = 0

#### R1 register

**Table 4** R1 Register contents

R17 VAL IN/SYNC	R16 to R14 format table	R13 to R10 channel numbers (first digit)
1 = VAL 0 = SYNC	000 = list 1 001 = list 2 010 = list 3 011 = list 4 1XX = maximum/default value used (R3)	first digit hexadecimal value

#### Note

X = don't care

If VAL IN/SYNC = 1; the line signal immediately produces a validation signal for the framing code detection.

If VAL OUT = 0; the line signal is used as a starting signal for an internally processed validation signal (see Fig. 15). The framing code window width is fixed at 13 clock periods and the delay is determined by the contents of the R5 register (R56 to R50).

At any moment the user is able to ensure that the framing code window is correctly located. This is accomplished by the VAL OUT pin reflecting the internal validation signal. A CBB signal with programmable width (see section 'R7 register') can also be generated, this is used as a data slicer reset pulse by the SAA5230. The line signal is used as the starting point of the internal CBB signal width fixed by the contents of the R7 register.

If R16 = 0; then bits R15 and R14 provide the format table number using DIDON long and short prefixes (see Table 6).

If R16 = 1; then the format is determined by the contents of the R3 register.

The bits R13 to R10 represent the first channel number to be checked in the prefix. In U.K. teletext mode only 3 bits are required, so R13 = X.

**Table 5** Format table

format byte B8, B6, B4 and B2	list 1	list 2	list 3	list 4
0000	0	0	0	0
0001	1	1	1	1
0010	2	2	2	2
0011	3	3	3	3
0100	4	5	6	7
0101	8	9	10	11
0110	12	13	14	15
0111	16	17	18	19
1000	20	21	22	23
1001	24	25	26	27
1010	28	29	30	31
1011	32	33	34	35
1100	36	37	38	39
1101	40	41	42	43
1110	44	45	46	47
1111	48	49	50	51

**Note**

B8 = MSB and B2 = LSB.

*R2 register*

**Table 6** R2 Register contents

R27 to R24	R23 to R20
channel number, third digit	channel number, second digit
(hexadecimal value, third digit)	(hexadecimal value, second digit)

**Note**

R27 and R23 = MSB and R24 and R20 = LSB

The R2 register provides the other two parts of the channel number (depending on the prefix) that require checking.

*R3 register***Table 7** R3 register contents

R35 to R30 6-bit format maximum/default value
000000 = 0
000001 = 1
-
-
-
111111 = 63

This 6-bit byte gives:

- In the DIDON long and short mode, a maximum format in case of corrupted transmission (multiple errors on the Hamming corrector)
- A possible 63-bit format for all types of prefix

*R4 register***Table 8** R4 register contents

R47 to R40
8-bit register used for storing the framing code value which will be compared with the third byte of each data line

*R5 register***Table 9** R5 register contents

R57 negative/positive	R56 to R50 synchronization delay
0 = negative edge for sync signal 1 = positive edge for sync signal	7-bit sync delay, giving a maximum delay of $(2^7 - 1) \times 10^6 \mu\text{s}/F$ (Hz)

**Note**

F = data clock acquisition frequency (DCK).

Using R57 it is possible to start the internal synchronization delay ( $t_{DVAL}$ ) on the positive or negative edge.

*R6 write command register*

This is a fictitious register. Only the address code (see Table 2) is required to reset the CIDAC. See Table 11 for the status of the FIFO memory on receipt of this command.

*R7 register***Table 10** R7 register contents

R75 to R70
6-bit register used to give a maximum colour burst blanking signal of: $(2^6 - 1) \times 10^6 \mu\text{s}/F$ (Hz)

**Note**

F = data clock acquisition frequency.

*Fifo status register (read R0 register)***Table 11** Fifo register contents

DB2 to DB0		
DB2 = 1 memory empty	DB1 = 1, data not present in the read data register	DB0 = 0 memory not full

Once the relevant prefix and the right working modes have been given by the corresponding registers, a write command to the R6 register enables the CIDAC to accept and process serial data.

**Channel comparator**

This is a four bit comparator which compares the three user hexadecimal defined values in R1 and R2 to the corresponding bytes of the prefix coming from the Hamming corrector. If the three bytes match, the internal process of the prefix continues. If they do not match the CIDAC returns to a wait state until the next broadcast data package is received.

**FIFO memory controller**

The FIFO memory contains all the necessary functions required for the control of the 11-bit address memory (2 K byte). The functions contained in the FIFO memory are as follows:

- write address register (11-bits)
- read address register (11-bits)
- memory pointer (11-bits)
- address multiplexer (11-bits)
- write data register (8-bits)
- read data register (8-bits)
- data multiplexer
- control logic

The FIFO memory provides the memory interface with the following:

- 11-bit address bus (A10 to A0)
- 8-bit data bus (D7 to D0)
- two control signals, memory select ( $\overline{MS}$ ) and write enable ( $\overline{WE}$ )

**Operation**

The CIDAC uses the same clock signal for data acquisition and internal processing, this allows the CIDAC to have a write and a read cycle during each character period (see Fig. 13). The first half of the character period is a write cycle and the second half is a read cycle. Consequently, for an 8 MHz bit rate the maximum memory cycle time is 500 ns.

When the first data byte is written into the FIFO memory, thus transferred into the read register, the FIFO memory enters the status shown in Table 12.

**Table 12** FIFO status

DB2 to DB0		
DB2 = 1 memory empty	DB1 = 0 data available	DB0 = 0 memory not full

When the FIFO memory is full two events occur:

- the write address register points to the next address after the last written address
- when new data is to be written, the memory select signal output ceases

**Memory interface**

The memory interface contains all the buffers for the memory signals mentioned in the section 'FIFO memory controller'.

**Page detection**

This part of the CIDAC contains a parallel register with logic which detects (only in fast mode) a start of a page or data group (see section 'RO register').

**Hamming correction** (see Tables 13 and 14)

The Hamming correction provides (see section 'Prefix processing'):

- hexadecimal value of the Hamming code
- accept/reject code signal
- parity information

**Table 13** Hamming correction (coding)

Hexadecimal notation	B8	B7	B6	B5	B4	B3	B2	B1
0	0	0	0	1	0	1	0	1
1	0	0	0	0	0	0	1	0
2	0	1	0	0	1	0	0	1
3	0	1	0	1	1	1	1	0
4	0	1	1	0	0	1	0	0
5	0	1	1	1	0	0	1	1
6	0	0	1	1	1	0	0	0
7	0	0	1	0	1	1	1	1
8	1	1	0	1	0	0	0	0
9	1	1	0	0	0	1	1	1
A	1	0	0	0	1	1	0	0
B	1	0	0	1	1	0	1	1
C	1	0	1	0	0	0	0	1
D	1	0	1	1	0	1	1	0
E	1	1	1	1	1	1	0	1
F	1	1	1	0	1	0	1	0

**Note**

$$B7 = B8 \oplus B6 \oplus B4$$

$$B5 = B6 \oplus B4 \oplus \overline{B2}$$

$$B3 = B4 \oplus \overline{B2} \oplus B8$$

$$B1 = B2 \oplus B8 \oplus B6$$

⊕ = exclusive OR gate function

B8, B6, B4 and B2 = data bits

B7, B5, B3 and B1 = redundancy bits

**Table 14** Hamming correction (decoding)

A	B	C	D	interpretation	information
1	1	1	1	no error	accepted
0	0	1	0	error on B8	corrected
1	1	1	0	error on B7	accepted
0	1	0	0	error on B6	corrected
1	1	0	0	error on B5	accepted
1	0	0	0	error on B4	corrected
1	0	1	0	error on B3	accepted
0	0	0	0	error on B2	corrected
0	1	1	0	error on B1	accepted
A.B.C = 0			1	multiple errors	rejected

**Note**

$$A = B8 \oplus B6 \oplus B2 \oplus B1$$

$$C = B6 \oplus B5 \oplus B4 \oplus B2$$

$$B = B8 \oplus B4 \oplus B3 \oplus B2$$

$$D = B8 \oplus B7 \oplus B6 \oplus B5 \oplus B4 \oplus B3 \oplus B2 \oplus B1$$

⊕ = exclusive OR gate function

**Format processing**

The format processing consists of two parts:

*part 1*

A format transcoder produces a 6-bit code (up to 63) and uses the following as inputs:

- DIDON long and short prefixes;  
    hamming corrected code (4-bits)  
    accept/reject code condition  
    table number (see section 'R1 register', bits R15 and R14)
- Other prefixes (R16 = 1)
- 6-bit maximum/default format (see section 'R3 register')

*part 2*

A format counter operating at the character clock frequency which receives the 6-bit code from the format transcoder and is used to check the data packet length following the prefix.

**Serial/parallel converter**

The serial/parallel converter consists of three parts:

- An 8-bit shift register which receives the SD input and operates at the bit frequency (DCK).
- An 8-bit parallel register used for storage.
- A framing code detection circuit. This logic circuit compares the 8-bits of the R4 register with that of the serial register. If seven bits out of eight match (in coincidence with a validation window), it produces a start signal for a new teletext data line to the sequence controller.

**Clock generation**

The clock generator does the following:

- acts as a buffer for the DCK clock
- generates the character clock

As soon as a framing code has been detected, a divide by 8 counter is initialized and the character clock is started. The clock drives the following:

- sequence controller
- parallel registers
- format counter

### Processing of VAL and CBB signals

The circuit has one input (VAL IN/SYNC) and two outputs (VAL OUT and CBB). The circuit consists of:

- 7-bit counter operating at DCK frequency which produces the framing code validation pulse delay
- 7-bit comparator which compares the contents of the R5 register (bits R56 to R50) to the bit counter
- a 6-bit counter operating at DCK frequency which produces the CBB pulse width
- 6-bit comparator which compares the contents of the R7 register (bits R75 to R70) to the bit counter
- control logic required to provide the start condition for the VAL signal and the CBB pulse width (on the negative or positive edge of the sync signal)

The CBB signal usefulness occurs when the associated video processor:

- has no sandcastle pulse to send back to the demodulator
- carries out the synchronization of the time base clock. In this event the CBB acts as a data slicer reset pulse

The VAL OUT is a control signal which reflects the internal framing code window.

### Prefix processing (see Table 21)

Figs 4 to 9 show the acquisition flow charts for each prefix type coded in the R0 register (bits R02 to R00).

As soon as an initialization command is received by the CIDAC, a write command to the R6 register (only the address is significant), is ready to receive data from a dedicated channel number and store the data in the FIFO memory (explained in the following paragraphs, each paragraph being dedicated to an individual type of prefix).

### DIDON long (see Fig. 4)

In this mode, the continuity index, format and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

**Table 15** Continuity index processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	X	CI3	CI2	CI1	CI0

**Table 16** Format processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	F5	F4	F3	F2	F1	F0

### Note

A/R = 0, if rejected  
 A/R = 1, if accepted  
 X = don't care



**DIDON mediu** (see Fig. 5)

Only data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

**DIDON short** (see Fig. 6)

In this mode, format and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

**Table 17** Format processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	F5	F4	F3	F2	F1	F0

**NABTS** (see Fig. 7)

In this mode, the continuity index, packet structure and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a page detection.)

**Table 18** Continuity index processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	X	CI3	CI2	CI1	CI0

**Table 19** Packet structure processing result

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	X	PS3	PS2	PS1	PS0

**U.K. teletext** (see Fig. 8)

In this mode, the magazine and row address group (two bytes) and data bytes are written into the FIFO memory. (In fast mode, information can be written into the FIFO memory only after a flag detection.)

**Table 20** Magazine and row address group processing results

D7	D6	D5	D4	D3	D2	D1	D0
A/R	X	X	RW4	RW3	RW2	RW1	RW0

**Without prefix**

All the data following the framing code are stored in the FIFO memory.

**Table 21** Prefix processing

prefixes	construction of prefixes	bytes stored in FIFO memory during slow mode	bytes stored in FIFO memory during fast mode
DIDON long	A1, A2, A3, CI, F and D	CI, F and D	CI*, F* and D*
DIDON medium	A1, A2 and D	D	D*
DIDON short	A1, F and D	F and D	F* and D*
NABTS	A1, A2, A3 CI, PS and D	CI, PS and D	CI*, PS* and D*
U.K. teletext	MRAG and D	MRAG and D	MRAG* and D*
without prefix		all bytes of the data packet following the framing code are written into the FIFO memory	

**Note**

\* = after page/flag detection

A1, A2, A3 are channel numbers

CI = continuity index

F = format

PS = packet structure

D = data

MRAG = magazine and row address group

DEVELOPMENT DATA





Fig. 4 DIDON (long) acquisition flow chart.


7296688



7296687

Fig. 5 DIDON (medium) acquisition flow chart.

DEVELOPMENT DATA



7Z96686

Fig. 6 DIDON (short) acquisition flow chart.





Fig. 7 NABTS acquisition flow chart.

7Z96685

DEVELOPMENT DATA



7296684

Fig. 8 U.K. teletext acquisition flow chart.




Fig. 9 Without prefix acquisition chart.




Fig. 10 SD and DCK input circuitry.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	-0,3	6,5	V
Input voltage range		$V_I$	-0,3	$V_{DD}+0,3$	V
Total power dissipation		$P_{tot}$	—	400	mW
Operating ambient temperature range		$T_{amb}$	0	70	°C
Storage temperature range		$T_{stg}$	-20	+125	°C

**D.C. CHARACTERISTICS** (except SD and DCK) $V_{DD} = 5\text{ V} \pm 10\%$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 0\text{ to }70\text{ °C}$ , unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		$V_{DD}$	4,5	5,0	5,5	V
Input voltage HIGH		$V_{IH}$	2	—	$V_{DD}$	V
Input voltage LOW		$V_{IL}$	—	—	0,8	V
Input leakage current		$I_I$	—	—	1,0	$\mu\text{A}$
Output voltage HIGH	$I_{load} = 1\text{ mA}$	$V_{OH}$	$V_{DD}-0,4$	—	—	V
Output voltage LOW	$I_{load} = 4\text{ mA}$ , at pins 9 to 16 and 22 to 29	$V_{OL}$	—	—	0,4	V
	$I_{load} = 1\text{ mA}$ all other outputs	$V_{OL}$	—	—	0,4	V
Power dissipation		$P$	—	5	—	mW
Input capacitance		$C_I$	—	—	7,5	pF

**SD and DCK D.C. CHARACTERISTICS** (see Fig. 10) $V_{DD} = 5\text{ V}$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ , unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>DCK</b>						
Input voltage range (peak-to-peak value)	$V_I = 0\text{ to }V_{DD}$	$V_{I(p-p)}$	2,0	—	—	V
Input current		$I_I$	5	—	200	$\mu\text{A}$
Input capacitance		$C_I$	—	—	30	pF
External coupling capacitor		$C_{ext}$	10	—	—	nF
<b>SD</b>						
D.C. input voltage range HIGH	note 1	$V_{IH}$	2,0	—	—	V
D.C. input voltage range LOW	note 2	$V_{IL}$	—	—	0,8	V
A.C. input voltage (peak-to-peak value)	$V_I = 0\text{ to }V_{DD}$	$V_{I(p-p)}$	2,0	—	—	V
Input leakage current		$I_I$	—	—	10	$\mu\text{A}$
Input capacitance		$C_I$	—	—	30	pF
External coupling capacitor		$C_{ext}$	10	—	—	nF

## A.C. CHARACTERISTICS

$V_{DD} = 5\text{ V} \pm 10\%$ ; Reference levels for all inputs and outputs,  $V_{IH} = 2\text{ V}$ ;  $V_{IL} = 0,8\text{ V}$ ;  $V_{OH} = 2,4\text{ V}$ ;  $V_{OL} = 0,4\text{ V}$ ;  $C_L = 50\text{ pF}$  on DB7 to DB0;  $T_{amb} = 0\text{ to }70\text{ }^\circ\text{C}$ , unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Microcontroller interface</b>	Figs 11 and 12					
Cycle time		$t_{CY}$	400	—	—	ns
Address pulse width		$t_{LHLL}$	50	—	—	ns
$\overline{RD}$ HIGH or $\overline{WR}$ to ALE HIGH	Fig. 11	$t_{AHRD}$	0	—	—	ns
DS LOW to AS HIGH	Fig. 12	$t_{AHRD}$	0	—	—	ns
ALE LOW to $\overline{RD}$ LOW or $\overline{WR}$ LOW	Fig. 11	$t_{ALRD}$	30	—	—	ns
AS LOW to DS HIGH	Fig. 12	$t_{ALRD}$	30	—	—	ns
Write pulse width		$t_{WL}$	120	—	—	ns
Address and chip select set-up time		$t_{ASL}$	10	—	—	ns
Address and chip select hold time		$t_{AHL}$	20	—	—	ns
Read to data out period		$t_{RD}$	—	—	130	ns
Data hold after $\overline{RD}$		$t_{DR}$	10	—	100	ns
$R/\overline{W}$ to DS set-up time	Fig. 12	$t_{RWS}$	40	—	—	ns
$R/\overline{W}$ to DS hold time	Fig. 12	$t_{RWH}$	10	—	—	ns
Data set-up time	write cycle	$t_{DW}$	50	—	—	ns
Data hold time	write cycle	$t_{WD}$	10	—	—	ns
Read pulse width	note 3	$t_{RL}$	150 or DCK + 50	—	—	ns


DEVELOPMENT DATA

## A.C. CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Memory interface</b>						
Fig. 13						
$\overline{WE}$ LOW to DCK falling edge		tWEL	10	—	80	ns
$\overline{WE}$ HIGH to DCK falling edge		tWEH	10	—	80	ns
$\overline{MS}$ LOW to DCK rising edge		tMSL	10	—	80	ns
$\overline{MS}$ HIGH to DCK rising edge		tMSH	10	—	85	ns
Address output from DCK rising edge		tAV	10	—	120	ns
Data output from $\overline{WE}$ falling edge		tDWL	0	—	10	ns
Data hold from $\overline{WE}$ rising edge		tDWH	0	—	—	ns
Address set-up time to data	note 4	tAD	—	—	3 x DCK — 110	ns
$\overline{WE}$ pulse width	note 5	tWEW	3 x DCK	—	—	ns
$\overline{MS}$ pulse width	note 6	tMSW	2 x DCK	—	—	ns
<b>Demodulator interface</b> (see SD and DCK D.C. CHARACTERISTICS)						
Fig. 14						
DCK LOW	conversion rate < 7,5 MHz	tDCKL	55	—	—	ns
DCK HIGH	conversion rate < 7,5 MHz	tDCKH	55	—	—	ns
Serial data set-up time		tSSD	0	—	—	ns
Serial data hold time		tHSD	30	—	—	ns
Validation signal set-up time		tSVALI	50	—	—	ns
Validation signal hold time		tHVALI	50	—	—	ns
<b>Other I/O signals</b>						
Fig. 15						
User definable width as a multiple of DCK period		tWCBB	0	—	63	DCK
Validation signal width	note 7	tWVAL	X	12	X	DCK
User definable delay as a multiple of DCK period		tDVAL	0	—	127	DCK

**Notes to the characteristics**


1. Unless  $R7 = 00$  the value given is unacceptable.
2. When CBI signal is maintained at 0 V ( $R7 = 00$ ) and if SD input signal is correctly referenced to ground, no coupling capacitor is required.
3.  $DCK + 50$  is the DCK period plus 50 ns.
4.  $3 \times DCK - 110$  is  $3 \times DCK$  period - 110 ns.
5.  $3 \times DCK$  is  $3 \times DCK$  period.
6.  $2 \times DCK$  is  $2 \times DCK$  period.
7. X = irrelevant.



7296683

Fig. 11 Timing diagram for microcontroller interface (Intel).


DEVELOPMENT DATA



7296681

(1) ALE, CS, RD, WR and DB7 to DB0

Fig. 12 Timing diagram for microcontroller interface (Motorola).



7296682

Fig. 13 Timing diagram for memory interface.






Fig. 14 Timing diagram for demodulator interface.

DEVELOPMENT DATA




Fig. 15 Timing diagram for all other I/O signals.



## EUROM 50Hz

### GENERAL DESCRIPTION

The SAA5351 EUROM is a single-chip VLSI NMOS crt controller capable of handling all display functions required by the CEPT videotex terminal, model A4. Only minimal hardware is required to produce a videotex terminal using EUROM – the simplest configuration needs just a microcontroller and 4 Kbytes of display memory.

### Features

- Minimal additional hardware required
- Screen formats of 40/80 character by 1-to-25 row display
- 512 alphanumeric or graphical characters on-chip or extendable off-chip
- Serial attribute storage (STACK) and parallel attribute storage
- Dynamically redefinable character (DRCS) capability over full field
- Interfaces with 8/16-bit microprocessors with optional direct memory access
- On-chip scroll map minimizes data to be transferred when scrolling
- On-chip colour map RAM (4096 locations) and three on-chip digital-to-analogue converters allow 32 colours on-screen
- On-chip digital-to-analogue converters are non-linear to compensate for crt non-linearity
- Memory interface capable of supporting multi-page terminals. EUROM can access up to 128 Kbytes of display memory
- Programmable cursor
- Programmable local status row
- Three synchronization modes:
  - stand-alone* built-in oscillator operating with an external 6 MHz crystal
  - simple slave* directly synchronized from the source of text composite sync
  - phase-locked slave* indirect synchronization allows picture-in-text displays (e.g. VCR/VLP video with text overlay)
- On-chip timing composite sync output
- Zoom feature which allows the height of any group of rows to be increased to enhance legibility

### PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).




Fig. 1 Block diagram.

7295250.1P

## PINNING

	1	$V_{SS1}$	Ground 0 V.
	2	$\overline{BUFEN}$	Buffer enable input to the 8-bit link-through buffer.
	3	$\overline{RE}$	Register enable input. This enables A1 to A6 and $\overline{UDS}$ as inputs, and D8 to D15 as input/outputs.
	4 to 19	A16 to A1/ D15 to D0	Multiplexed address and data bus input/outputs. These pins also function as the 8-bit link-through buffer.
	20	$V_{SS2}$	Ground (0 V).
	21	REF	Analogue reference input.
	22	B	} Analogue outputs (signals are gamma-corrected).
	23	G	
	24	R	
	25	$\overline{VDS}$	Switching output for dot, screen (row), box and window video data; for use when video signal is present (e.g. from tv, VLP, alpha + photographic layer). This output is LOW for tv display and HIGH for text and will interface directly with a number of colour decoder ICs (e.g. TDA3560, TDA3505).
DEVELOPMENT DATA	26	$\overline{OD}$	Output disable causing R, G, B and $\overline{VDS}$ outputs to go to high-impedance state. Can be used at dot-rate.
	27	CLKO	12 MHz clock output for hard-copy dot synchronization (referenced to output dots).
	28	SAND	Sandcastle feedback output for SAA5230 teletext video processor or other circuit. Used when the display must be locked to the video source (e.g. VLP). The phase-lock part of the sandcastle waveform can be disabled to allow free-running of the SAA5230 phase-locked loop.
	29	F1/F6	1 MHz or 6 MHz output.
	30	F6	6 MHz clock input (e.g. from SAA5230). Internal a.c. coupling is provided.
	31	VCS/OSCO	Video composite sync input (e.g. from SAA5230) for phase reference of vertical display timing when locking to a video source (e.g. VLP) or, in stand-alone sync mode, output from internal oscillator circuit (fixed frequency).
	32	$\overline{TCS}$	Text composite sync input/output depending on master/slave status.
	33	$\overline{FS/DDA}$	Field sync pulse output or defined-display-area flag output (both referenced to output dots).
	34	$\overline{UDS}$	Upper data strobe input/output.
	35	$\overline{LDS}$	Lower data strobe output.
	36	$\overline{DTACK}$	Data transfer acknowledge (open drain output).
	37	$\overline{BR}$	Bus request to microprocessor (open drain output).
	38	$\overline{AS}$	Address strobe output to external address latches.
	39	R/ $\overline{W}$ ( $\overline{S/R}$ )	Read/write input/output. Also serves as send/receive for the link-through buffer.
	40	$V_{DD}$	Positive supply voltage (+5 V).

## PINNING (continued)




Fig. 2 Pinning diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 40)	$V_{DD}$	-0,3 to + 7,5 V
Maximum input voltage (except F6, $\overline{TCS}$ , REF)	$V_{I\max}$	-0,3 to + 7,5 V
Maximum input voltage (F6, $\overline{TCS}$ )	$V_{I\max}$	-0,3 to + 10,0 V
Maximum input voltage (REF)	$V_{REF}$	-0,3 to + 3,0 V
Maximum output voltage	$V_{O\max}$	-0,3 to + 7,5 V
Maximum output current	$I_{O\max}$	10 mA
Operating ambient temperature range	$T_{amb}$	-20 to + 70 °C
Storage temperature range	$T_{stg}$	-55 to + 125 °C

Outputs other than CLKO, OSCO, R, G, B, and  $\overline{VDS}$  are short-circuit protected.

## CHARACTERISTICS

 $V_{DD} = 5\text{ V} \pm 5\%$ ;  $V_{SS} = 0\text{ V}$ ;  $T_{amb} = -20\text{ to } +70\text{ }^{\circ}\text{C}$ ; unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>SUPPLY</b>					
Supply voltage (pin 40)	$V_{DD}$	4,75	5,0	5,25	V
Supply current (pin 40)	$I_{DD}$	—	—	390	mA
<b>INPUTS</b>					
<b>F6</b>					
<i>Slave modes</i> (Fig. 3)					
Input voltage (peak-to-peak value)	$V_I(p-p)$	1,0	2,0	7,0	V
Input leakage current at $V_I = 0\text{ to } V_{CC\text{ max}}$ ; $T_{amb} = 25\text{ }^{\circ}\text{C}$	$I_{LI}$	—	—	20	$\mu\text{A}$
Input capacitance	$C_I$	—	—	12	pF
<i>Stand-alone mode</i> (Fig. 4)					
Series capacitance of crystal	$C_1$	—	28	—	fF
Parallel capacitance of crystal	$C_0$	—	7,1	—	pF
Resonance resistance of crystal	$R_r$	—	—	60	$\Omega$
<b>BUFEN, RE, <math>\bar{O}D</math></b>					
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input voltage HIGH	$V_{IH}$	2,0	—	6,5	V
Input leakage current at $V_I = 0\text{ to } V_{DD} + 0,3\text{ V}$ ; $T_{amb} = 25\text{ }^{\circ}\text{C}$	$I_{IL}$	-10	—	+ 10	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF
<b>REF</b> (Fig. 5)					
Input voltage	$V_{REF}$	0	1 to 2	2,7	V
Resistance (pin 21 to pin 20) with REF supply and R, G, B outputs OFF	$R_{REF}$	—	125	—	$\Omega$

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>OUTPUTS</b>					
<b>SAND</b>					
Output voltage high level at $I_O = 0$ to $-10 \mu\text{A}$	$V_{OH}$	4,2	—	$V_{DD}$	V
Output voltage intermediate level at $I_O = -10$ to $+10 \mu\text{A}$	$V_{OI}$	1,3	2,0	2,7	V
Output voltage low level at $I_O = 0,2 \text{ mA}$	$V_{OL}$	0	—	0,2	V
Load capacitance (note 1)	$C_L$	—	—	130	pF
<b>F1/F6, <math>\overline{DDA}/\overline{FS}</math></b>					
Output voltage HIGH	$V_{OH}$	2,4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Load capacitance (note 1)	$C_L$	—	—	50	pF
<b><math>\overline{LDS}</math>, <math>\overline{AS}</math></b>					
Output voltage HIGH at $I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2,0	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,8	V
Load capacitance (note 1)	$C_L$	—	—	200	pF
<b><math>\overline{DTACK}</math>, <math>\overline{BR}</math> (open drain outputs)</b>					
Output voltage LOW at $I_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Load capacitance (note 1)	$C_L$	—	—	150	pF
Capacitance (OFF state)	$C_{OFF}$	—	—	7	pF
<b>R, G, B (note 2)</b>					
Output voltage HIGH (note 3) at $I_{OH} = -100 \mu\text{A}$ ; $V_{REF} = 2,7 \text{ V}$	$V_{OH}$	2,4	—	—	V
Output voltage LOW at $I_{OL} = 2 \text{ mA}$ (note 10)	$V_{OL}$	—	—	0,4	V
Output resistance during line blanking	$R_{OBL}$	—	—	150	$\Omega$
Output capacitance (OFF state)	$C_{OFF}$	—	—	12	pF
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0,3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{OFF}$	-10	—	+10	$\mu\text{A}$
<b>CLOCKO</b>					
Output voltage HIGH	$V_{OH}$	2,0	—	$V_{DD}$	V
Output voltage LOW	$V_{OL}$	0	—	0,8	V
Load capacitance (note 1)	$C_L$	—	—	50	pF



parameter	symbol	min.	typ.	max.	unit
<b>VDS</b>					
Output voltage HIGH	$V_{OH}$	2,0	—	$V_{DD}$	V
Output voltage LOW	$V_{OL}$	0	—	0,8	V
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25$ °C	$I_{LO}$	-10	—	+ 10	$\mu$ A
<b>INPUTS/OUTPUTS</b>					
<b>VCS/OSCO</b>					
Input voltage HIGH	$V_{IH}$	2,0	—	6,0	V
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Output leakage current (output OFF) at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25$ °C	$I_{LO}$	-10	—	+ 10	$\mu$ A
Input capacitance	$C_I$	—	—	10	pF
Load capacitance (note 1)	$C_L$	—	—	50	pF
<b>TCS</b>					
Input voltage HIGH	$V_{IH}$	3,5	—	10,5	V
Input voltage LOW	$V_{IL}$	0	—	1,5	V
Output leakage current at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25$ °C	$I_{LO}$	-10	—	+ 10	$\mu$ A
Input capacitance	$C_I$	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200$ to $100$ $\mu$ A	$V_{OH}$	2,0	—	6,0	V
Output voltage LOW at $V_{OL} = 3,2$ mA	$V_{OL}$	0	—	0,8	V
Load capacitance (note 1)	$C_L$	—	—	50	pF
<b>A1/D0 to A16/D15</b>					
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input voltage HIGH	$V_{IH}$	2,0	—	6,0	V
Output leakage current $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25$ °C	$I_{LO}$	-10	—	+ 10	$\mu$ A
Input capacitance	$C_I$	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200$ $\mu$ A	$V_{OH}$	2,4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3,2$ mA	$V_{OL}$	0	—	0,4	V
Load capacitance (note 1)	$C_L$	—	—	200	pF
<b>UDS; R/W</b>					
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input voltage HIGH	$V_{IH}$	2,0	—	6,0	V
Output leakage current at $V_I = 0$ to $V_{DD} + 0,3$ V; $T_{amb} = 25$ °C	$I_{LO}$	-10	—	+ 10	$\mu$ A
Input capacitance	$C_{IN}$	—	—	10	pF
Output voltage HIGH ( $I_{OH} = -200$ $\mu$ A)	$V_{OH}$	2,0	—	$V_{DD}$	V
Output voltage LOW ( $I_{OH} = 3,2$ mA)	$V_{OL}$	0	—	0,8	V
Load capacitance (note 1)	$C_L$	—	—	200	pF

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>TIMING</b>					
Values guaranteed at 0,8 V and 2,0 V levels F6 input frequency at 6 MHz					
<b>F6 (Fig. 3)</b>					
Rise and fall times	$t_r, t_f$	10	—	80	ns
Frequency	$f_{F6}$	5,9	—	6,1	MHz
<b>CLKO, F1/F6, R, G, B, <math>\overline{VDS}</math>, <math>\overline{FS/DDA}</math>, <math>\overline{OD}</math> (notes 4, 5 and Fig. 6)</b>					
CLKO HIGH time	$t_{CLKH}$	25	—	—	ns
CLKO LOW time	$t_{CLKL}$	15	—	—	ns
CLKO rise and fall times	$t_{CLKr}$ $t_{CLKf}$	—	—	10	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ floating after $\overline{OD}$ fall	$t_{FOD}$	0	—	30	ns
Skew between outputs R, G, B, $\overline{VDS}$	$t_{VS}$	—	—	20	ns
R, G, B, $\overline{VDS}$ rise and fall times	$t_{Vr}, t_{Vf}$	—	—	30	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ active after $\overline{OD}$ rise	$t_{AOD}$	0	—	60	ns
F1 HIGH time (note 5)	$t_{F1H}$	400	500	580	ns
F1 LOW time (note 5)	$t_{F1L}$	400	500	580	ns
F6 HIGH time	$t_{F6H}$	40	83	120	ns
F6 LOW time	$t_{F6L}$	40	83	120	ns
$\overline{OD}$ to CLKO rise set-up	$t_{ODS}$	—	—	45	ns
$\overline{OD}$ to CLKO HIGH hold	$t_{ODH}$	—	—	0	ns
<b>MEMORY ACCESS TIMING</b> (notes 1, 6, 7 and Fig. 7)					
<b><math>\overline{UDS}</math>, <math>\overline{LDS}</math>, <math>\overline{AS}</math></b>					
Cycle time	$t_{cyc}$	—	500	—	ns
$\overline{UDS}$ HIGH to bus-active for address output	$t_{SAA}$	75	—	—	ns
Address valid set-up to $\overline{AS}$ fall	$t_{ASU}$	20	—	—	ns
Address valid hold from $\overline{AS}$ LOW	$t_{ASH}$	20	—	—	ns
Address float to $\overline{UDS}$ fall	$t_{AFS}$	0	—	—	ns

parameter	symbol	min.	typ.	max.	unit
$\overline{AS}$ LOW to $\overline{UDS}$ fall delay	t <sub>ATD</sub>	50	—	—	ns
$\overline{UDS}$ , $\overline{LDS}$ HIGH time	t <sub>HDS</sub>	220	—	—	ns
$\overline{UDS}$ , $\overline{LDS}$ LOW time (note 9)	t <sub>LDS</sub>	200	—	—	ns
$\overline{AS}$ HIGH time	t <sub>HAS</sub>	125	—	—	ns
$\overline{AS}$ LOW time	t <sub>LAS</sub>	290	—	—	ns
$\overline{AS}$ LOW to $\overline{UDS}$ HIGH	t <sub>AUH</sub>	280	—	—	ns
Data valid set-up to $\overline{UDS}$ rise	t <sub>DSU</sub>	30	—	—	ns
Data valid hold from $\overline{UDS}$ HIGH	t <sub>DSH</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{AS}$ rise delay	t <sub>UAS</sub>	0	—	15	ns
$\overline{AS}$ LOW to data valid	t <sub>AFA</sub>	—	—	270	ns
<b>Link-through buffers</b>					
(notes 6, 7 and Fig. 8)					
$\overline{BUFEN}$ LOW to output valid	t <sub>BEA</sub>	—	—	100	ns
Link-through delay time	t <sub>LTD</sub>	—	—	85	ns
Input data float prior to direction change	t <sub>IFR</sub>	0	—	—	ns
Output float after direction change	t <sub>OFR</sub>	—	—	60	ns
Output float after $\overline{BUFEN}$ HIGH	t <sub>BED</sub>	—	—	60	ns
<b>Microprocessor READ from EUROM</b>					
(Fig. 9)					
R/ $\overline{W}$ HIGH set-up to $\overline{UDS}$ fall	t <sub>RUD</sub>	0	—	—	ns
$\overline{UDS}$ LOW to returned-data access time	t <sub>UDA</sub>	—	—	210	ns
$\overline{RE}$ LOW to returned data access time	t <sub>REA</sub>	—	—	210	ns
Data valid to $\overline{DTACK}$ LOW delay	t <sub>DTL</sub>	40	—	—	ns
$\overline{DTACK}$ LOW to $\overline{UDS}$ rise	t <sub>DLU</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{DTACK}$ rise	t <sub>DTR</sub>	0	—	75	ns
$\overline{UDS}$ HIGH to address hold	t <sub>DSA</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to data hold	t <sub>DSH</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{RE}$ rise	t <sub>SRE</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to R/ $\overline{W}$ fall	t <sub>UDR</sub>	0	—	—	ns
$\overline{UDS}$ LOW to $\overline{DTACK}$ LOW	t <sub>DSD</sub>	250	—	350	ns
Address valid to $\overline{UDS}$ fall	t <sub>AUL</sub>	0	—	—	ns

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>MEMORY ACCESS TIMING (continued)</b>					
<b>Microprocessor WRITE to EUROM (Fig. 10)</b>					
Write cycle time (note 8)	t <sub>WCY</sub>	500	—	—	ns
R/ $\bar{W}$ LOW set-up to $\bar{UDS}$ fall	t <sub>WUD</sub>	0	—	—	ns
$\bar{RE}$ LOW to $\bar{UDS}$ fall	t <sub>RES</sub>	30	—	—	ns
Address valid to $\bar{UDS}$ fall	t <sub>ASS</sub>	30	—	—	ns
$\bar{UDS}$ LOW time	t <sub>LUS</sub>	100	—	—	ns
Data valid to $\bar{UDS}$ rise	t <sub>DSS</sub>	80	—	—	ns
$\bar{UDS}$ LOW to $\bar{DTACK}$ LOW	t <sub>DTA</sub>	0	—	60	ns
$\bar{UDS}$ HIGH to $\bar{DTACK}$ rise	t <sub>DTR</sub>	0	—	75	ns
$\bar{UDS}$ HIGH to data hold	t <sub>DSH</sub>	10	—	—	ns
$\bar{UDS}$ HIGH to address hold	t <sub>DSA</sub>	10	—	—	ns
$\bar{UDS}$ HIGH to $\bar{RE}$ rise	t <sub>SRE</sub>	10	—	—	ns
$\bar{UDS}$ HIGH to R/ $\bar{W}$ rise	t <sub>UDW</sub>	0	—	—	ns
<b>F1/F6 to memory access cycle (Fig. 11)</b>					
$\bar{UDS}$ HIGH to F6 (component of F1/F6) rise (notes 1, 6 and 7)	t <sub>UF6</sub>	20	—	—	ns
F6 (component of F1/F6) HIGH to $\bar{UDS}$ rise	t <sub>F6U</sub>	40	—	—	ns
<b>SYNCHRONIZATION and BLANKING</b>					
<b><math>\bar{TCS}</math>, <math>\bar{SAND}</math>, <math>\bar{FS}/\bar{DDA}</math></b>					
See Fig. 12 for timing relationships and Fig. 13 for vertical sync and blanking waveforms.					

## Notes to the characteristics

- All pins are tested with a 150 pF load capacitor.
- 16-level analogue voltage outputs.
- Output voltage guaranteed when programmed for top level.
- CLKO, F1/F6,  $\bar{VDS}$ ,  $\bar{FS}/\bar{DDA}$ : reference levels = 0,8 to 2,0 V.  
R, G, B: reference levels = 0,8 to 2,0 V with  $V_{REF} = 2,7$  V.
- These times may momentarily be reduced to a nominal 83 ns in slave-sync mode at the moment of re-synchronization.
- Reference levels = 0,8 to 2,0 V.
- F6 input at 6 MHz.
- Microprocessor write cycle times of less than 500 ns are permitted but often result in Wait States being generated, the precise timing of  $\bar{DTACK}$  will then depend on the internal synchronization time.
- This timing may be infringed at the beginning and end of the memory access window.
- Output voltage guaranteed when programmed for bottom level.






Fig. 3 F6 input waveform.

DEVELOPMENT DATA



(1) Catalogue number of crystal: 4322 143 04101

Fig. 4(a) Oscillator circuit for SAA5351 stand-alone sync mode and (b) equivalent circuit of crystal at resonance (see characteristics for values).






Fig. 5 Circuit arrangement giving one-of-sixteen reference voltage levels for the R, G or B analogue outputs.



7222377

Fig. 6 Video timing.



7280583

Fig. 7 Memory access timing.




Fig. 8 Timing of link-through buffers.

DEVELOPMENT DATA




Fig. 9 Timing of microprocessor read from EUROM.




Fig. 10 Timing of microprocessor write to EUROM.




Fig. 11 Timing of F1/F6 to memory access cycle.



DEVELOPMENT DATA




Fig. 12 Timing of synchronization and blanking outputs; all timings are nominal and assume  $f_{F6} = 6 \text{ MHz}$ .




Fig. 13 Vertical synchronization and blanking waveforms; separation of broad pulses = 4,75  $\mu$ s; equalizing pulse widths = 2,25  $\mu$ s.

**APPLICATION INFORMATION**

More detailed application information is available on request

**BASIC VIDEOTEX DECODER CONFIGURATION**

A basic, practical decoder configuration is shown in Fig. 14, reference should also be made to the block diagram Fig. 1.




Fig. 14 Basic videotex decoder configuration.

DEVELOPMENT DATA

Character and attribute data is fetched from the external memory, processed by the row buffer fill logic according to the stack coding scheme (in stack mode) and then fed into one half of the dual display row buffer. The data fetch process takes place during one line-flyback period (per row) and, since time is required to complete the fill, the other half of the dual row buffer is used for display. The row buffers exchange functions on alternate rows – each holds the 40 columns of 32 bits required to define explicitly every character in a row.

The addresser is used for row buffer filling and for fetching screen colours, and during the display time it is also used for addressing DRCS characters.

**Timing**

The timing chain operates from an external 6 MHz clock or an on-chip fixed-frequency crystal oscillator. The basic video format is 40 characters per row, 24/25 rows per page and 10 video lines per row. EUROM will also operate with 20/21 rows per page and 12 video lines per row. The two extra lines per row are added symmetrically and contain background colour only for ROM-based alphanumeric characters. DRCS characters, block and smooth mosaics and line drawing characters occupy all 12 lines.

The display is generated to the normal 625-line/50 Hz scanning standard (interlaced or non-interlaced). In addition to composite sync (pin 32) for conventional timebases, a clock output at 1 MHz or 6 MHz (pin 29) is available for driving other videotex devices, and a 12 MHz clock (pin 27) is available for hard-copy dot synchronization. A defined-display-area timing signal (pin 33) simplifies the application of external peripherals such as a light pen; this signal is nominally coincident with the character dot information.

## APPLICATION INFORMATION (continued)

## Character generation

EUROM supports eight character tables, each of (nominally) 128 characters. Four tables are in on-chip ROM and contain fixed characters and four are stored in an external RAM. The contents of the fixed character tables (Tables 0 to 3) are shown in Figs 15 and 16.

Àà 0 Pğp  
 Ææ! 1AQaq  
 Èè" 2BRbr  
 Ùù\_ 3CScs  
 Čáã 4DTdt  
 Ééõ 5EUeu  
 Ííĵ 6FVfv  
 Œó' 7GWgw  
 Úú( 8HXhx  
 Ââ) 9IYiy  
 ØøX: JZjz  
 œèø; KÄkä  
 îî, ìLÖlö  
 Ññ- òMÜmü  
 Åå. ëNi nß  
 Çç/ ?O#o¿

M2531

Ćí ŪÍÁÒK  
 ŃńĂăŔŕŪŪ  
 ŚśĆćŸŸĐđ  
 ŹźÈèìóŮů  
 ĆćĜĝİiHh  
 ĞĝİzöőĜĝ  
 ĤĥĶķŪŪŬŭ  
 ĴĵĹĳĈĉĽĽ  
 ŠšŇņĚěĽĽ  
 ŴŵŔŕĚěĪī  
 ŶŷĂăŌŌŬŪ  
 ĀāĒēŅņĒÿ  
 ĒēĬĭŔŕŔŔ  
 ĪīŸŸŠšŦŦ  
 ŌōŞşŮůŊŋ  
 ŪūŦŦĜğŅņ

M2532

(a)

(b)

Fig. 15 On-chip characters: (a) Table 0; (b) Table 1.



**APPLICATION INFORMATION** (continued)**Character generation** (continued)

The 128 most commonly used characters are contained in Table 0, these are the standard upper and lower-case letters of the Roman alphabet, numerals, punctuation and the more common accented characters. In normal text transmission, Table 0 is used most of the time. Table 1 contains other accented characters. Miscellaneous characters, mathematical symbols, the line drawing character set and accents without associated symbols are contained in Table 2. Table 3 contains the block mosaics for the basic alpha-mosaic service and also the new smooth mosaics.

The four tables stored in the external RAM (Tables 4 to 7) are used for DRCS.

**Scroll map**

The scroll map uses a 26-byte area of on-chip RAM and functions in association with the timing chain. It maps the scan row on to the fetched memory row so allowing the stored page to be displayed in any row order. For each row, a 1-byte pointer to the display memory row is stored in the scroll map. This allows scrolling without the need for data transfer to, or from, side storage. Additional control bits are stored, allowing 1 to 25 rows to be displayed at any location on the screen.

**Colour map and digital-to-analogue converters**

The colour map RAM contains thirty-two 12-bit words that are loaded by the microprocessor and read out in three 4-bit groups at pixel rate. Each group is fed to a non-linear (gamma-corrected) D-A converter. The resulting R, G and B outputs are low-impedance with peak-to-peak amplitudes controlled by the reference voltage applied at pin 21.

**Cursor**

The cursor is available in the stack mode. Its position, character code, character table, foreground colour, background colour, lining and flash attributes are all software programmable via internal register bits.

**NON-VIDEOTEX APPLICATIONS**

For non-Videotex applications, the device will also support the following operating modes:

**Explicit fill mode.** An alternative 40 character/rows mode which does not use the memory compression technique of stack coding. More display memory is required but there are no limitations on the number of display attribute changes per row.

**80 characters/rows mode.** When operating with 80 characters per row, the available display attributes are eight foreground colours, eight (potentially different) background colours (including transparent) as well as underline and blink.

**Full field DRCS mode.** This mode is not mutually exclusive to the explicit fill and 80 characters/rows modes but rather the available DRCS memory is expanded so that the whole screen can be covered, thus enabling a 'bit map'. All ROM-based characters and all display attributes remain available.

**MICROPROCESSOR and RAM BUS INTERFACE**


Three types of data transfer take place at the bus interface:

- EUROM fetches data from the display memory
- The microprocessor reads from, or writes to, EUROM's internal register map
- The microprocessor accesses the display memory

**EUROM access to display memory (Figs 17 and 18)**

EUROM accesses the external display memory via a 16-bit multiplexed address and data bus with a cycle time of 500 ns. The address strobe ( $\overline{AS}$ ) signal from EUROM flags the bus cycle and writes the address into octal latches (74LS373). The display data is stored in bytes of upper (most-significant) and lower (least-significant) display information and is always fetched in pairs of bytes (upper + lower = 16 bits). The upper and lower display RAM sections are enabled simultaneously by the upper and lower data strobes (respectively  $\overline{UDS}$  and  $\overline{LDS}$ ) which are always asserted together to fetch a 16-bit word. The read/write control  $R/\overline{W}$  is included although EUROM only reads from the display memory.

DEVELOPMENT DATA



(1) 74LS373 octal transparent latch (3-state)

Fig. 17 Simple RAM interface circuit for display memory access.





Fig. 18 Bus timing for display memory access.

**APPLICATION INFORMATION** (continued)**EUROM access to display memory** (continued)

The display memory organization uses the word/byte addressing convention adopted for the SCN68000 microprocessor series. Data fetched on the 16-bit bus is considered in terms of bytes where the even numbered bytes use the upper (most-significant) part of the bus as shown in Fig. 19. The word addresses are numerically the same as the upper byte that they contain — there are no odd-numbered word addresses.



7Z95251

Fig. 19 Display memory word/byte organization.

**Warning time**

As EUROM is a real-time display device, it must have direct access to the display memory with priority over the microprocessor and other peripheral devices. This is achieved by EUROM issuing a bus request ( $\overline{BR}$ ) signal for the duration of the memory access plus a programmable advance warning time which allows the microprocessor to complete its current bus cycle.

In systems where the buses of the microprocessor and EUROM are intimately connected (connected systems),  $\overline{BR}$  may be used to suspend all microprocessor activity so that EUROM can act as a dedicated DMA controller. In systems where the two buses are separated by buffers (disconnected systems),  $\overline{BR}$  may be used either to generate an interrupt or as a direct signal. To these ends, the warning time between the assertion of  $\overline{BR}$  and the beginning of EUROM's bus activity is programmable to be between 0 and 23  $\mu$ s.



**Microprocessor access to register map**

EUROM has a set of internal registers which, when memory-mapped, behave as an 8-bit wide RAM connected to the upper part of the data bus (Fig. 20). The control signals  $\overline{UDS}$  and R/W are reversed to become inputs and the register map is enabled by the signal  $\overline{RE}$ . Addresses are input via the lower part of the bus. A data transfer acknowledge signal ( $\overline{DTACK}$ ) indicates to the microprocessor that the data transfer is complete.




Fig. 20 Microprocessor access to register map.

DEVELOPMENT DATA

The main data and address paths used in a connected 68000 interface are shown in Fig. 21. The outputs from the octal latches (74LS373) are enabled only when the 68000 has made the bus available in response to a bus request ( $\overline{BR}$ ). When the register map is accessed data is transferred via the upper part of the bus and the microprocessor's low-order address is passed to EUROM via the octal buffers (74LS244). At the same time the bidirectional buffers (74LS245) disable the signals from the low order data bus of the 68000.


The buffers '244 and '245 may be omitted in a 16-bit write-only configuration where the least-significant data byte is interpreted by EUROM as an address. Here it will generally be necessary for the microprocessor to hold a (readable) 'master copy' of EUROM's scroll map contents at a location in its main memory.

**8-bit microprocessors**

Although the control bus is optimised for the SCN68000 16-bit microprocessor unit, EUROM will operate with a number of widely differing industry-standard 8, 16 or more-bit microprocessors or microcontrollers (e.g. SCN68008, MAB8051). The interfacing of 8-bit microprocessors to the 16-bit wide display memory is made simple by EUROM's on-chip link-through buffer which provides the microprocessor with bidirectional access to the lower (odd) half of the memory. The link-through buffer is enabled by the buffer-enable signal  $\overline{BUFEN}$ , and the send/receive direction is controlled by the signal  $\overline{S/R}$ .

The main data and address paths used in a connected 8-bit microprocessor system are shown in Fig. 22. The interface is similar to that of the 16-bit system but here the display memory does not receive A0 as an address, rather A0 is used as the major enabling signal for  $\overline{BUFEN}$  (enables when HIGH).

APPLICATION INFORMATION (continued)




7295259.P

- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 74LS245 octal bus transceiver (3-state)
- (4) SCN68000 microprocessor unit

Fig. 21 Connected 16-bit microprocessor system.

DEVELOPMENT DATA



7Z95260.P


- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)

Fig. 22 Connected 8-bit microprocessor system.

## APPLICATION INFORMATION (continued)

## Disconnected systems

For many applications it may be desirable to disconnect EUROM and the display memory from the microprocessor and its ROM, RAM and other peripherals by using isolating buffers as shown in Fig. 23. The two parts of the system then operate independently and communicate only when the microprocessor accesses EUROM's register map or the display memory.



- (1) 74LS373 octal transparent latch (3-state)  
 (2) 74LS244 octal buffer (3-state)  
 (3) 75LS245 octal bus transceiver (3-state)

Fig. 23 Disconnected 8-bit system.

**Synchronization**

*Stand-alone mode*

As a stand-alone device (e.g. in terminal applications) EUROM can output a composite sync signal ( $\overline{TCS}$ ) to the display timebase IC or to a monitor. Timing is obtained from a 6 MHz on-chip oscillator using an external crystal as shown in Fig. 24.




Fig. 24 Stand-alone synchronization mode.

*Simple-slave*

In the simple-slave mode EUROM synchronizes directly to another device, such as to the  $\overline{TCS}$  signal from the SAA5240 European computer-controlled teletext circuit (CCT) or from another EUROM as shown in Fig. 25. EUROM's horizontal counter is reset by the falling edge of  $\overline{TCS}$ . A dead time of 250 ns is built in to avoid resetting the counter at every tv line and so prevents screen jitter. Field synchronization is made using EUROM's internal field sync separator.




Fig. 25 Simple-slave (direct sync) mode.

DEVELOPMENT DATA

**APPLICATION INFORMATION (continued)**

**Synchronization (continued)**

*Phase-locked slave*

The phase-locked slave (indirect sync) mode is shown in Fig. 26. A phase-locked VCO in the SAA5231 teletext video processor provides sync to the timebases. When EUROM is active, its horizontal counter forms part of the phase control loop — a horizontal reference is fed back to the SAA5230 from the SAND output and a vertical reference is generated by feeding separated composite sync to EUROM's field sync separator via the VCS input. In the phase-locked slave mode, the display derived from EUROM can sync with that from a tv source or a local VLP player, thus giving picture-in-text display possibilities.




Fig. 26 Phase-locked slave (indirect sync) mode.

## SINGLE-CHIP COLOUR CRT CONTROLLER (FTFROM)

### GENERAL DESCRIPTION

The SAA5355 FTFROM (Five-Two-Five-ROM) is a single-chip VLSI NMOS crt controller capable of handling the display functions required for a 525-line, level-3 videotex decoder. Only minimal hardware is required to produce a videotex terminal using FTFROM — the simplest configuration needs just a microcontroller and 4 Kbytes of display memory.

### Features

- Minimal additional hardware required
- Screen formats of 40/80 character by 1-to-25 row display
- 512 alphanumeric or graphical characters on-chip or extendable off-chip
- Serial attribute storage (STACK) and parallel attribute storage
- Dynamically redefinable character (DRCS) capability over full field
- Interfaces with 8/16-bit microprocessors with optional direct memory access
- On-chip scroll map minimizes data to be transferred when scrolling
- 32 on-screen colours redefinable from a palette of 4096
- Three on-chip digital-to-analogue converters which compensate for crt non-linearity
- Memory interface capable of supporting multi-page terminals. FTFROM can access up to 128 Kbytes of display memory
- Programmable cursor
- Programmable local status row
- Three synchronization modes:
  - stand-alone** built-in oscillator operating with an external 6,041957 MHz crystal
  - simple slave** directly synchronized from the source of text composite sync
  - phase-locked slave** indirect synchronization allows picture-in-text displays (e.g. VCR/VLP video with text overlay)
- On-chip timing with composite sync output
- Zoom feature which allows the height of any group of rows to be increased to enhance legibility

### PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).




Fig. 1 Block diagram.

7296210



## PINNING

	1	$V_{SS(1)}$	Ground (0 V).
	2	$\overline{BUFEN}$	Buffer enable input to the 8-bit link-through buffer.
	3	$\overline{RE}$	Register enable input. This enables A1 to A6 and $\overline{UDS}$ as inputs, and D8 to D15 as input/outputs.
	4 to 19	A16 to A1/ D15 to D0	Multiplexed address and data bus input/outputs. These pins also function as the 8-bit link-through buffer.
	20	$V_{SS(2)}$	Ground (0 V).
	21	REF	Analogue reference input.
	22	B	} Analogue outputs (signals are gamma-corrected).
	23	G	
	24	R	
	25	$\overline{VDS}$	Switching output for dot, screen (row), box and window video data; for use when video signal is present (e.g. from tv, VLP, alpha + photographic layer). This output is LOW for tv display and HIGH for text and will interface directly with a number of colour decoder ICs (e.g. TDA3563, TDA3562A).
DEVELOPMENT DATA	26	$\overline{OD}$	Output disable causing R, G, B and $\overline{VDS}$ outputs to go to high-impedance state. Can be used at dot-rate.
	27	CLKO	12 MHz clock output for hard-copy dot synchronization (referenced to output dots).
	28	SAND	Sandcastle feedback output for SAA5230 teletext video processor or other circuit. Used when the display must be locked to the video source (e.g. VLP). The phase-lock part of the sandcastle waveform can be disabled to allow free-running of the SAA5230 phase-locked loop.
	29	F1/F6	1,00699 MHz or 6,041957 MHz output.
	30	F6	6,041957 MHz clock input (e.g. from SAA5230). Internal a.c. coupling is provided.
	31	VCS/OSCO	Video composite sync input (e.g. from SAA5230) for phase reference of vertical display timing when locking to a video source (e.g. VLP) or, in stand-alone sync mode, output from internal oscillator circuit (fixed frequency).
	32	$\overline{TCS}$	Text composite sync input/output depending on master/slave status.
	33	$\overline{FS/DDA}$	Field sync pulse output or defined-display-area flag output (both referenced to output dots).
	34	$\overline{UDS}$	Upper data strobe input/output.
	35	$\overline{LDS}$	Lower data strobe output.
	36	$\overline{DTACK}$	Data transfer acknowledge (open drain output).
	37	$\overline{BR}$	Bus request to microprocessor (open drain output).
	38	$\overline{AS}$	Address strobe output to external address latches.
	39	R/ $\overline{W}$ ( $\overline{S}$ /R)	Read/write input/output. Also serves as send/receive for the link-through buffer.
	40	$V_{DD}$	Positive supply voltage (+ 5 V).

## PINNING (continued)




Fig. 2 Pinning diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 40)	$V_{DD}$	-0,3 to + 7,5 V
Maximum input voltage (except F6, $\overline{TCS}$ , REF)	$V_{I\max}$	-0,3 to + 7,5 V
Maximum input voltage (F6, $\overline{TCS}$ )	$V_{I\max}$	-0,3 to + 10,0 V
Maximum input voltage (REF)	$V_{REF}$	-0,3 to + 3,0 V
Maximum output voltage	$V_{O\max}$	-0,3 to + 7,5 V
Maximum output current	$I_{O\max}$	10 mA
Operating ambient temperature range	$T_{amb}$	-20 to + 70 °C
Storage temperature range	$T_{stg}$	-55 to + 125 °C

Outputs other than CLKO, OSCO, R, G, B, and  $\overline{VDS}$  are short-circuit protected.

## CHARACTERISTICS

 $V_{DD} = 5 \text{ V} \pm 5\%$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -20 \text{ to } +70 \text{ }^\circ\text{C}$ ; unless otherwise specified.

parameter	symbol	min.	typ.	max.	unit
<b>SUPPLY</b>					
Supply voltage (pin 40)	$V_{DD}$	4,75	5,0	5,25	V
Supply current (pin 40)	$I_{DD}$	—	—	350	mA
<b>INPUTS</b>					
<b>F6 (note 1)</b>					
<i>Slave modes (Fig. 3)</i>					
Input voltage (peak-to-peak value)	$V_{I(p-p)}$	1,0	—	7,0	V
Input peaks relative to 50% duty factor	$\pm V_p$	0,2	—	3,5	V
Input leakage current at $V_I = 0 \text{ to } 10 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{LI}$	—	—	20	$\mu\text{A}$
Input capacitance	$C_I$	—	—	12	pF
<i>Stand-alone mode (Fig. 4)</i>					
Series capacitance of crystal	$C_1$	—	28	—	fF
Parallel capacitance of crystal	$C_0$	—	7,1	—	pF
Resonance resistance of crystal	$R_r$	—	—	60	$\Omega$
Gain of circuit	G	—	—	*	V/V
<b>BUFEN, RE, <math>\bar{O}D</math></b>					
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input voltage HIGH	$V_{IH}$	2,0	—	6,5	V
Input current at $V_I = 0 \text{ to } V_{DD} + 0,3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_I$	-10	—	+10	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF
<b>REF (Fig. 5)</b>					
Input voltage	$V_{REF}$	0	1 to 2	2,7	V
Resistance (pin 21 to pin 20) with REF supply and R, G, B outputs OFF	$R_{REF}$	—	125	—	$\Omega$

DEVELOPMENT DATA

\* Value under investigation.

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>OUTPUTS</b>					
<b>SAND</b>					
Output voltage high level at $I_O = 0$ to $-10 \mu\text{A}$	$V_{OH}$	4,2	—	$V_{DD}$	V
Output voltage intermediate level at $I_O = -10$ to $+10 \mu\text{A}$	$V_{OI}$	1,3	2,0	2,7	V
Output voltage low level at $I_O = 0,2 \text{ mA}$	$V_{OL}$	0	—	0,2	V
Load capacitance	$C_L$	—	—	130	pF
<b>F1/F6, CLKO, <math>\overline{DDA}/\overline{FS}</math></b>					
Output voltage HIGH at $I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2,4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Load capacitance	$C_L$	—	—	50	pF
<b><math>\overline{LDS}</math>, <math>\overline{AS}</math></b>					
Output voltage HIGH at $I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2,4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Load capacitance	$C_L$	—	—	200	pF
<b><math>\overline{DTACK}</math>, <math>\overline{BR}</math> (open drain outputs)</b>					
Output voltage LOW at $I_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Load capacitance	$C_L$	—	—	150	pF
Capacitance (OFF state)	$C_{OFF}$	—	—	7	pF
<b>R, G, B (note 2)</b>					
Output voltage HIGH (note 3) at $I_{OH} = -100 \mu\text{A}$ ; $V_{REF} = 2,7 \text{ V}$	$V_{OH}$	2,4	—	—	V
Output voltage LOW at $I_{OL} = 2 \text{ mA}$	$V_{OL}$	—	—	0,4	V
Output resistance during line blanking	$R_{OBL}$	—	—	150	$\Omega$
Output capacitance (OFF state)	$C_{OFF}$	—	—	12	pF
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0,3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{OFF}$	-10	—	+ 10	$\mu\text{A}$

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b><math>\overline{VDS}</math></b>					
Output voltage HIGH at $I_{OH} = -250 \mu A$	$V_{OH}$	2,4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Output voltage LOW at $I_{OL} = 1 \text{ mA}$	$V_{OL}$	0	—	0,2	V
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0,3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{OFF}$	-10	—	+ 10	$\mu A$
<b>INPUT/OUTPUTS</b>					
<b>VCS/OSCO</b>					
Input voltage HIGH	$V_{IH}$	2,0	—	6,0	V
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input current (output OFF) at $V_I = 0$ to $V_{DD} + 0,3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_I$	-10	—	+ 10	$\mu A$
Input capacitance	$C_I$	—	—	10	pF
Load capacitance	$C_L$	—	—	50	pF
<b><math>\overline{TCS}</math></b>					
Input voltage HIGH	$V_{IH}$	3,5	—	10,0	V
Input voltage LOW	$V_{IL}$	0	—	1,5	V
Input current at $V_I = 0$ to $V_{DD} + 0,3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_I$	-10	—	+ 10	$\mu A$
Input capacitance	$C_I$	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200$ to $100 \mu A$	$V_{OH}$	2,4	—	6,0	V
Output voltage LOW at $V_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Load capacitance	$C_L$	—	—	50	pF
<b>A1/D0 to A16/D15, <math>\overline{UDS}</math>, R/<math>\overline{W}</math></b>					
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input voltage HIGH	$V_{IH}$	2,0	—	6,0	V
Input current at $V_I = 0$ to $V_{DD} + 0,3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_I$	-10	—	+ 10	$\mu A$
Input capacitance	$C_I$	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200 \mu A$	$V_{OH}$	2,4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3,2 \text{ mA}$	$V_{OL}$	0	—	0,4	V
Load capacitance	$C_L$	—	—	200	pF

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>TIMING</b> (note 4)					
<b>F6</b> (Fig. 3)					
Rise and fall times	$t_r, t_f$	10	—	80	ns
Frequency	$f_{F6}$	5,9	—	6,1	MHz
<b>CLKO, F1/F6, R, G, B, <math>\overline{VDS}</math></b>					
<b><math>\overline{FS}/\overline{DDA}, \overline{OD}</math></b> (notes 5, 6 and Fig. 6)					
CLKO HIGH time	$t_{CLKH}$	25	—	—	ns
CLKO LOW time	$t_{CLKL}$	15	—	—	ns
CLKO rise and fall times	$t_{CLKr}$	—	—	10	ns
	$t_{CLKf}$	—	—	—	—
CLKO HIGH to R, G, B, $\overline{VDS}$ change	$t_{VCH}$	10	—	—	ns
R, G, B, $\overline{VDS}$ valid to CLKO rise	$t_{VOC}$	10	—	—	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ valid	$t_{COV}$	—	—	60	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ floating after $\overline{OD}$ fall	$t_{FOD}$	0	—	30	ns
Skew between outputs R, G, B, $\overline{VDS}$	$t_{VS}$	—	—	20	ns
R, G, B, $\overline{VDS}$ rise and fall times	$t_{Vr}, t_{Vf}$	—	—	30	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ active after $\overline{OD}$ rise	$t_{UOD}$	0	—	60	ns
CLKO HIGH to $\overline{FS}/\overline{DDA}$ change	$t_{DCH}$	10	—	60	ns
$\overline{FS}/\overline{DDA}$ valid to CLKO rise	$t_{DOC}$	5	—	—	ns
F1 HIGH time (note 7)	$t_{F1H}$	—	500	—	ns
F1 LOW time (note 7)	$t_{F1L}$	—	500	—	ns
F6 HIGH time	$t_{F6H}$	—	83	—	ns
F6 LOW time	$t_{F6L}$	—	83	—	ns
$\overline{OD}$ to CLKO rise set-up	$t_{ODS}$	—	—	45	ns
$\overline{OD}$ to CLKO HIGH hold	$t_{ODH}$	—	—	0	ns
<b>MEMORY ACCESS TIMING</b>					
(notes 8, 9 and Fig. 7)					
<b><math>\overline{UDS}, \overline{LDS}, \overline{AS}</math></b>					
Cycle time	$t_{cyc}$	—	500	—	ns
$\overline{UDS}$ HIGH to bus-active for address output	$t_{SAA}$	75	—	—	ns
Address valid set-up to $\overline{AS}$ fall	$t_{ASU}$	20	—	—	ns
Address valid hold from $\overline{AS}$ LOW	$t_{ASH}$	20	—	—	ns
Address float to $\overline{UDS}$ fall	$t_{AFS}$	0	—	—	ns

parameter	symbol	min.	typ.	max.	unit
$\overline{AS}$ LOW to $\overline{UDS}$ fall delay	$t_{ATD}$	50	—	—	ns
$\overline{UDS}$ , $\overline{LDS}$ HIGH time	$t_{HDS}$	220	—	—	ns
$\overline{UDS}$ , $\overline{LDS}$ LOW time	$t_{LDS}$	200	—	—	ns
$\overline{AS}$ HIGH time	$t_{HAS}$	125	—	—	ns
$\overline{AS}$ LOW time	$t_{LAS}$	320	—	—	ns
$\overline{AS}$ LOW to $\overline{UDS}$ HIGH	$t_{AUH}$	305	—	—	ns
Data valid set-up to $\overline{UDS}$ rise	$t_{DSU}$	30	—	—	ns
Data valid hold from $\overline{UDS}$ HIGH	$t_{DSH}$	0	—	—	ns
$\overline{UDS}$ HIGH to $\overline{AS}$ rise delay	$t_{UAS}$	0	—	15	ns
$\overline{AS}$ LOW to data valid	$t_{AFA}$	—	—	275	ns
<b>Link-through buffers</b>					
(notes 8, 9 and Fig. 8)					
$\overline{BUFEN}$ LOW to output valid	$t_{BEA}$	—	—	100	ns
Link-through delay time	$t_{LTD}$	—	—	85	ns
Input data float prior to direction change	$t_{IFR}$	0	—	—	ns
Output float after direction change	$t_{OFR}$	—	—	60	ns
Output float after $\overline{BUFEN}$ HIGH	$t_{BED}$	—	—	60	ns
<b>Microprocessor READ from FTFROM</b>					
(Fig. 9)					
R/ $\overline{W}$ HIGH set-up to $\overline{UDS}$ fall	$t_{RUD}$	0	—	—	ns
$\overline{UDS}$ LOW to returned-data access time	$t_{UDA}$	—	—	210	ns
$\overline{RE}$ LOW to returned data access time	$t_{REA}$	—	—	210	ns
Data valid to $\overline{DTACK}$ LOW delay	$t_{DTL}$	40	—	—	ns
$\overline{DTACK}$ LOW to $\overline{UDS}$ rise	$t_{DLU}$	0	—	—	ns
$\overline{UDS}$ HIGH to $\overline{DTACK}$ rise	$t_{DTR}$	0	—	75	ns
$\overline{UDS}$ HIGH to address hold	$t_{DSA}$	10	—	—	ns
$\overline{UDS}$ HIGH to data hold	$t_{DSH}$	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{RE}$ rise	$t_{SRE}$	10	—	—	ns
$\overline{UDS}$ HIGH to R/ $\overline{W}$ fall	$t_{UDR}$	0	—	—	ns
$\overline{UDS}$ LOW to $\overline{DTACK}$ LOW	$t_{DSD}$	250	—	350	ns
Address valid to $\overline{UDS}$ fall	$t_{AUL}$	0	—	—	ns

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>MEMORY ACCESS TIMING (continued)</b>					
<b>Microprocessor WRITE to FTFROM (Fig. 10)</b>					
Write cycle time (note 10)	tWCY	500	—	—	ns
R/W LOW set-up to $\overline{UDS}$ fall	tWUD	0	—	—	ns
$\overline{RE}$ LOW to $\overline{UDS}$ fall	tRES	30	—	—	ns
Address valid to $\overline{UDS}$ fall	tASS	30	—	—	ns
$\overline{UDS}$ LOW time	tLUS	100	—	—	ns
Data valid to $\overline{UDS}$ rise	tDSS	80	—	—	ns
$\overline{UDS}$ LOW to $\overline{DTACK}$ LOW	tDTA	0	—	60	ns
$\overline{UDS}$ HIGH to $\overline{DTACK}$ rise	tDTR	0	—	75	ns
$\overline{UDS}$ HIGH to data hold	tDSH	10	—	—	ns
$\overline{UDS}$ HIGH to address hold	tDSA	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{RE}$ rise	tSRE	10	—	—	ns
$\overline{UDS}$ HIGH to R/W rise	tUDW	0	—	—	ns
<b>F1/F6 to memory access cycle (Fig. 11)</b>					
$\overline{UDS}$ HIGH to F6 (component of F1/F6) rise	tUF6	20	—	—	ns
F6 (component of F1/F6) HIGH to $\overline{UDS}$ rise	tF6U	40	—	—	ns
<b>SYNCHRONIZATION and BLANKING</b>					
<b><math>\overline{TCS}</math>, SAND, <math>\overline{FS/DDA}</math></b>					
See Fig. 12 for timing relationships and Fig. 13 for vertical sync and blanking waveforms.					

## Notes to the characteristics

- Pin 30 must be biased externally.
- 16-level analogue voltage outputs.
- Output voltage guaranteed when programmed for top level.
- All timings are related to a 6,00 MHz clock.
- CLKO, R, G, B, F1/F6,  $\overline{VDS}$ :  $C_L = 25$  pF.  
 $\overline{FS/DDA}$ :  $C_L = 50$  pF
- CLKO, F1/F6,  $\overline{VDS}$ ,  $\overline{FS/DDA}$ : reference levels = 0,8 to 2,0 V  
R, G, B: reference levels = 0,8 to 2,0 V with  $V_{REF} = 2,7$  V
- These times may momentarily be reduced to a nominal 83 ns in slave-sync mode at the moment of re-synchronization.
- $C_L = 150$  pF.
- Reference levels = 0,8 to 2,0 V.
- Microprocessor write cycle times of less than 500 ns are permitted but often result in Wait States being generated, the precise timing of  $\overline{DTACK}$  will than depend on the internal synchronization time.







Fig. 3 F6 input waveform.

DEVELOPMENT DATA



(1) for 525-line operation, frequency = 6,041957 MHz.

Fig. 4(a) Oscillator circuit for SAA5355 stand-alone sync mode and (b) equivalent circuit of crystal at resonance (see characteristics for values).






Fig. 5 Circuit arrangement giving one-of-sixteen reference voltage levels for the R, G or B analogue outputs.



7296200

Fig. 6 Video timing.



7280583

Fig. 7 Memory access timing.




Fig. 8 Timing of link-through buffers.

DEVELOPMENT DATA






Fig. 9 Timing of microprocessor read from FTFROM.



7Z80586

Fig. 10 Timing of microprocessor write to FTFROM.



7Z80587.1

Fig. 11 Timing of F1/F6 to memory access cycle.

DEVELOPMENT DATA




Fig. 12 Timing of synchronization and blanking outputs; all timings are nominal and assume  $f_{f6} = 6,041957 \text{ MHz}$ .




Fig. 13 Vertical synchronization and blanking waveforms; separation of broad pulses = 4,717  $\mu$ s; equalizing pulse widths = 2,23  $\mu$ s.

## APPLICATION INFORMATION

More detailed application information is available on request

## BASIC VIDEOTEX DECODER CONFIGURATION

A basic, practical decoder configuration is shown in Fig. 14, reference should also be made to the block diagram Fig. 1.




Fig. 14 Basic videotex decoder configuration.

Character and attribute data is fetched from the external memory, processed by the row buffer fill logic according to the stack coding scheme (in stack mode) and then fed into one half of the dual display row buffer. The data fetch process takes place during one line-flyback period (per row) and, since time is required to complete the fill, the other half of the dual row buffer is used for display. The row buffers exchange functions on alternate rows – each holds the 40 columns of 32 bits required to define explicitly every character in a row.

The addresser is used for row buffer filling and for fetching screen colours, and during the display time it is also used for addressing DRCS characters.

## Timing

The timing chain operates from an external 6,041957 MHz clock or an on-chip fixed-frequency crystal oscillator. The basic video format is 40 characters per row, 20/21 rows per page and 10 video lines per row. FTFROM will also operate with 25 rows per page and 9 video lines per row.

The display is generated to the normal 525-line/59,94 Hz scanning standard (interlaced or non-interlaced). In addition to composite sync (pin 32) for conventional timebases, a clock output at approximately 1 MHz or 6 MHz (pin 29) is available for driving other devices, and a clock output (pin 27) is available for hard-copy dot synchronization. A defined-display-area timing signal (pin 33) simplifies the application of external peripherals such as a light pen; this signal is nominally coincident with the character dot information.

## APPLICATION INFORMATION (continued)

## Character generation

FTFROM supports eight character tables, each of (nominally) 128 characters. Four tables are in on-chip ROM and contain fixed characters and four are stored in an external RAM. The fixed character tables (Tables 0 to 3), shown in Figs 15 and 16, are applicable to 10-lines-per-row applications. For 9 lines per row applications, the characters will be as shown but with the last line removed from alpha characters and line 5 (labelling 0 to 9) removed from mosaic and line drawing characters.

```

Àà 0 Pǫp
Ææ! 1 A Q a q
Èè" 2 B R b r
Ùù_ 3 C S c s
Ćć 4 D T d t
Ééõ 5 E U e u
Íí 6 F V f v
Œó' 7 G W g w
Úú( 8 H X h x
Ââ) 9 I Y i y
Øø×: J Z j z
œê; K Ä k ä
îî, ì L Ö l ö
Ññ- ò M Ü m ü
Åå. ë N i n ß
Çç/ ? O # o ð

```

7296211

(a)

```

Ćí ũ L Á Ò K
Ńń Ą ă Ŕ ŕ Ů ů
Ś ś Ć ć Ÿ ý Đ đ
Ż ż È è Ì ó Ū Ů
Ĉ ĉ Ĝ ĝ Ĩ ĩ Ĥ ĥ
Ĝ ĝ Ĭ ĭ Ő ő Ğ ğ
Ħ ħ Ķ ķ Ū ů Ŭ ŭ
Ĵ ĵ Ł ł Ć ć Ľ ĺ
Ŝ ŝ Ń ń Ę ę Ċ ċ Ĭ ĭ
Ŵ ŵ Ŗ ŗ Ě ě Ĭ ĭ
Ŷ ŷ ą ą ǫ ǫ Ů ů
Ā ā Ę ę Ń ń Ę ę
Ē ē Ł ł Ŕ ŕ Ĭ ĭ
Ī ī Ů ů Ś ś Ŧ ŧ
Ō ō Ś ś Ů ů Ŋ ŋ
Ū ū Ŧ ŧ Ğ ğ Ń ń

```


7296212

(b)

Fig. 15 On-chip characters: (a) Table 0; (b) Table 1.




DEVELOPMENT DATA



7296213

(a)



7296214

(b)

Fig. 16 On-chip characters: (a) Table 2; (b) Table 3.

**APPLICATION INFORMATION** (continued)**Character generation** (continued)

The 128 most commonly used characters are contained in Table 0, these are the standard upper and lower-case letters of the Roman alphabet, numerals, punctuation and the more common accented characters. In normal text transmission, Table 0 is used most of the time. Table 1 contains other accented characters. Miscellaneous characters, mathematical symbols, the line drawing character set and accents without associated symbols are contained in Table 2. Table 3 contains the block mosaics for the basic alpha-mosaic service and also the new smooth mosaics.

The four tables stored in the external RAM (Tables 4 to 7) are used for DRCS.

**Scroll map**

The scroll map uses a 26-byte area of on-chip RAM and functions in association with the timing chain. It maps the scan row on to the fetched memory row so allowing the stored page to be displayed in any row order. For each row, a 1-byte pointer to the display memory row is stored in the scroll map. This allows scrolling without the need for data transfer to, or from, side storage.

Additional control bits are stored, allowing 1 to 25 rows to be displayed at any location on the screen.

**Colour map and digital-to-analogue converters**

The colour map RAM contains thirty-two 12-bit words that are loaded by the microprocessor and read out in three 4-bit groups at pixel rate. Each group is fed to a non-linear (gamma-corrected) D-A converter. The resulting R, G and B outputs are low-impedance with peak-to-peak amplitudes controlled by the reference voltage applied at pin 21.

**Cursor**

The cursor is available in the stack mode. Its position, character code, character table, foreground colour, background colour, lining and flash attributes are all software programmable via internal register bits.

**NON-VIDEOTEX APPLICATIONS**

For non-Videotex applications, the device will also support the following operating modes:

**Explicit fill mode.** An alternative 40 character/rows mode which does not use the memory compression technique of stack coding. More display memory is required but there are no limitations on the number of display attribute changes per row.

**80 characters/rows mode.** When operating with 80 characters per row, the available display attributes are eight foreground colours, eight (potentially different) background colours (including transparent) as well as underline and blink.

**Full field DRCS mode.** This mode is not mutually exclusive to the explicit fill and 80 characters/rows modes but rather the available DRCS memory is expanded so that the whole screen can be covered, thus enabling a 'bit map'. All ROM-based characters and all display attributes remain available.

**MICROPROCESSOR and RAM BUS INTERFACE**


Three types of data transfer take place at the bus interface:

- FTFROM fetches data from the display memory
- The microprocessor reads from, or writes to, FTFROM's internal register map
- The microprocessor accesses the display memory

**FTFROM access to display memory (Figs 17 and 18)**

FTFROM accesses the external display memory via a 16-bit multiplexed address and data bus with a cycle time of 496,5 ns ( $F_6 = 6,041957$  MHz). The address strobe ( $\overline{AS}$ ) signal from FTFROM flags the bus cycle and writes the address into octal latches (74LS373). The display data is stored in bytes of upper (most-significant) and lower (least-significant) display information and is always fetched in pairs of bytes (upper + lower = 16 bits). The upper and lower display RAM sections are enabled simultaneously by the upper and lower data strobes (respectively  $\overline{UDS}$  and  $\overline{LDS}$ ) which are always asserted together to fetch a 16-bit word. The read/write control R/W is included although FTFROM only reads from the display memory.

DEVELOPMENT DATA



(1) 74LS373 octal transparent latch (3-state)

Fig. 17 Simple RAM interface circuit for display memory access.




Fig. 18 Bus timing for display memory access.

**APPLICATION INFORMATION** (continued)**FTFROM access to display memory** (continued)

The display memory organization uses the word/byte addressing convention adopted for the SCN68000 microprocessor series. Data fetched on the 16-bit bus is considered in terms of bytes where the even numbered bytes use the upper (most-significant) part of the bus as shown in Fig. 19. The word addresses are numerically the same as the upper byte that they contain – there are no odd-numbered word addresses.




Fig. 19 Display memory word/byte organization.

**Warning time**

As FTFROM is a real-time display device, it must have direct access to the display memory with priority over the microprocessor and other peripheral devices. This is achieved by FTFROM issuing a bus request ( $\overline{BR}$ ) signal for the duration of the memory access plus a programmable advance warning time which allows the microprocessor to complete its current bus cycle.

In systems where the buses of the microprocessor and FTFROM are intimately connected (connected systems),  $\overline{BR}$  may be used to suspend all microprocessor activity so that FTFROM can act as a dedicated DMA controller. In systems where the two buses are separated by buffers (disconnected systems),  $\overline{BR}$  may be used either to generate an interrupt or as a direct signal. To these ends, the warning time between the assertion of  $\overline{BR}$  and the beginning of FTFROM's bus activity is programmable to be between 0 and 22,84  $\mu$ s.

### Microprocessor access to register map

FTFROM has a set of internal registers which, when memory-mapped, behave as an 8-bit wide RAM connected to the upper part of the data bus (Fig. 20). The control signals  $\overline{UDS}$  and  $R/\overline{W}$  are reversed to become inputs and the register map is enabled by the signal  $\overline{RE}$ . Addresses are input via the lower part of the bus. A data transfer acknowledge signal ( $\overline{DTACK}$ ) indicates to the microprocessor that the data transfer is complete.




Fig. 20 Microprocessor access to register map.

DEVELOPMENT DATA

The main data and address paths used in a connected 68000 interface are shown in Fig. 21. The outputs from the octal latches (74LS373) are enabled only when the 68000 has made the bus available in response to a bus request ( $\overline{BR}$ ). When the register map is accessed data is transferred via the upper part of the bus and the microprocessor's low-order address is passed to FTFROM via the octal buffers (74LS244). At the same time the bidirectional buffers (74LS245) disable the signals from the low order data bus of the 68000.


The buffers '244 and '245 may be omitted in a 16-bit write-only configuration where the least-significant data byte is interpreted by FTFROM as an address. Here it will generally be necessary for the microprocessor to hold a (readable) 'master copy' of FTFROM's scroll map contents at a location in its main memory.

### 8-bit microprocessors

Although the control bus is optimised for the SCN68000 16-bit microprocessor unit, FTFROM will operate with a number of widely differing industry-standard 8, 16 or more-bit microprocessors or microcontrollers (e.g. SCN68008, MAB8051). The interfacing of 8-bit microprocessors to the 16-bit wide display memory is made simple by FTFROM's on-chip link-through buffer which provides the microprocessor with bidirectional access to the lower (odd) half of the memory. The link-through buffer is enabled by the buffer-enable signal  $\overline{BUFEN}$ , and the send/receive direction is controlled by the signal  $\overline{S/R}$ .

The main data and address paths used in a connected 8-bit microprocessor system are shown in Fig. 22. The interface is similar to that of the 16-bit system but here the display memory does not receive A0 as an address, rather A0 is used as the major enabling signal for  $\overline{BUFEN}$  (enables when HIGH).

APPLICATION INFORMATION (continued)




7Z96207

- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 74LS245 octal transceiver (3-state)
- (4) SCN68000 microprocessor unit

Fig. 21 Connected 16-bit microprocessor system.

DEVELOPMENT DATA



7296209

(1) 74LS373 octal transparent latch (3-state)


(2) 74LS244 octal buffer (3-state)

Fig. 22 Connected 8-bit microprocessor system.

APPLICATION INFORMATION (continued)

Disconnected systems

For many applications it may be desirable to disconnect FTFROM and the display memory from the microprocessor and its ROM, RAM and other peripherals by using isolating buffers as shown in Fig. 23. The two parts of the system then operate independently and communicate only when the microprocessor accesses FTFROM's register map or the display memory.



- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 74LS245 octal bus transceiver (3-state)

Fig. 23 Disconnected 8-bit system.



## Synchronization

### Stand-alone mode

As a stand-alone device (e.g. in terminal applications) FTFROM can output a composite sync signal ( $\overline{TCS}$ ) to the display timebase IC or to a monitor. Timing is obtained from a 6,041957 MHz on-chip oscillator using an external crystal as shown in Fig. 24.




Fig. 24 Stand-alone synchronization mode.

### Simple-slave

In the simple-slave mode FTFROM synchronizes directly to another device as shown in Fig. 25. FTFROM's horizontal counter is reset by the falling edge of  $\overline{TCS}$ . A dead time of 250 ns is built in to avoid resetting the counter at every tv line and so prevents screen jitter. Field synchronization is made using FTFROM's internal field sync separator.




Fig. 25 Simple-slave (direct sync) mode.

## APPLICATION INFORMATION (continued)

## Synchronization (continued)

*Phase-locked slave*

The phase-locked slave (indirect sync) mode is shown in Fig. 26. A phase-locked VCO in the SAA5230 teletext video processor provides sync to the timebases. When FTFROM is active, its horizontal counter forms part of the phase control loop – a horizontal reference is fed back to the SAA5230 from the SAND output and a vertical reference is generated by feeding separated composite sync to FTFROM's field sync separator via the VCS input. In the phase-locked slave mode, the display derived from FTFROM can sync with that from a tv source or a local VLP player, thus giving picture-in-text display possibilities.




Fig. 26 Phase-locked slave (indirect sync) mode.

## EUROM 60 Hz

### GENERAL DESCRIPTION

The SAA5361 EUROM is a single-chip VLSI NMOS crt controller capable of handling all display functions required by the CEPT videotex terminal, model A4. Only minimal hardware is required to produce a videotex terminal using EUROM – the simplest configuration needs just a microcontroller and 4 Kbytes of display memory.

### Features

- Minimal additional hardware required
- Screen formats of 40/80 character by 1-to-25 row display
- 512 alphanumeric or graphical characters on-chip or extendable off-chip
- Serial attribute storage (STACK) and parallel attribute storage
- Dynamically redefinable character (DRCS) capability over full field
- Interfaces with 8/16-bit microprocessors with optional direct memory access
- On-chip scroll map minimizes data to be transferred when scrolling
- On-chip colour map RAM (4096 locations) and three on-chip digital-to-analogue converters allow 32 colours on-screen
- On-chip digital-to-analogue converters are non-linear to compensate for crt non-linearity
- Memory interface capable of supporting multi-page terminals. EUROM can access up to 128 Kbytes of display memory
- Programmable cursor
- Programmable local status row
- Three synchronization modes:
  - stand-alone* built-in oscillator operating with an external 7.2 MHz crystal
  - simple slave* directly synchronized from the source of text composite sync
  - phase-locked slave* indirect synchronization allows picture-in-text displays (e.g. VCR/VLP video with text overlay)
- On-chip timing composite sync output
- Zoom feature which allows the height of any group of rows to be increased to enhance legibility

### PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).




Fig. 1 Block diagram.

## PINNING

	1	$V_{SS1}$	Ground 0 V.
	2	$\overline{BUFEN}$	Buffer enable input to the 8-bit link-through buffer.
	3	$\overline{RE}$	Register enable input. This enables A1 to A6 and $\overline{UDS}$ as inputs, and D8 to D15 as input/outputs.
	4 to 19	A16 to A1/ D15 to D0	Multiplexed address and data bus input/outputs. These pins also function as the 8-bit link-through buffer.
	20	$V_{SS2}$	Ground (0 V).
	21	REF	Analogue reference input.
	22	B	} Analogue outputs (signals are gamma-corrected).
	23	G	
	24	R	
	25	$\overline{VDS}$	Switching output for dot, screen (row), box and window video data; for use when video signal is present (e.g. from tv, VLP, alpha + photographic layer). This output is LOW for tv display and HIGH for text and will interface directly with a number of colour decoder ICs.
	26	$\overline{OD}$	Output disable causing R, G, B and $\overline{VDS}$ outputs to go to high-impedance state. Can be used at dot-rate.
DEVELOPMENT DATA	27	CLKO	14.4 MHz clock output for hard-copy dot synchronization (referenced to output dots).
	28	SAND	Sandcastle feedback to other circuit, when display must be locked to a VLP. The phase-lock part of the sandcastle waveform can be disabled.
	29	F1/F6	1.2 MHz or 7.2 MHz output.
	30	F6	7.2 MHz clock input. Internal AC coupling is provided.
	31	VCS/OSCO	Video composite sync input for phase reference of vertical display timing when locking to a video source or, in stand-alone sync mode, output from internal oscillator circuit (fixed frequency).
	32	$\overline{TCS}$	Text composite sync input/output depending on master/slave status.
	33	$\overline{FS/DDA}$	Field sync pulse output or defined-display-area flag output (both referenced to output dots).
	34	$\overline{UDS}$	Upper data strobe input/output.
	35	$\overline{LDS}$	Lower data strobe output.
	36	$\overline{DTACK}$	Data transfer acknowledge (open drain output).
	37	$\overline{BR}$	Bus request to microprocessor (open drain output).
	38	$\overline{AS}$	Address strobe output to external address latches.
	39	R/ $\overline{W}$ ( $\overline{S}$ /R)	Read/write input/output. Also serves as send/receive for the link-through buffer.
	40	$V_{DD}$	Positive supply voltage (+5 V).

PINNING (continued)




Fig. 2 Pinning diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 40)	$V_{DD}$	-0.3 to +7.5 V
Maximum input voltage (except F6, $\overline{TCS}$ , REF)	$V_{I\max}$	-0.3 to +7.5 V
Maximum input voltage (F6, $\overline{TCS}$ )	$V_{I\max}$	-0.3 to +10.0 V
Maximum input voltage (REF)	$V_{REF}$	-0.3 to +3.0 V
Maximum output voltage	$V_{O\max}$	-0.3 to +7.5 V
Maximum output current	$I_{O\max}$	10 mA
Operating ambient temperature range	$T_{amb}$	0 to +60 °C
Storage temperature range	$T_{stg}$	-55 to +125 °C

Outputs other than CLKO, OSCO, R, G, B, and  $\overline{VDS}$  are short-circuit protected.

**CHARACTERISTICS**

$V_{DD} = 5 \text{ V} \pm 5\%$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 0 \text{ to } +60 \text{ }^\circ\text{C}$ , unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>SUPPLY</b>					
Supply voltage (pin 40)	$V_{DD}$	4.75	5.0	5.25	V
Supply current (pin 40)	$I_{DD}$	—	—	390	mA
<b>INPUTS</b>					
<b>F6</b>					
<i>Slave modes</i> (Fig. 3)					
Input voltage (peak-to-peak value)	$V_{I(p-p)}$	2.5	3.0	7.0	V
Input leakage current at $V_I = 0 \text{ to } V_{CC \text{ max}}; T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{LI}$	—	—	20	$\mu\text{A}$
Input capacitance	$C_I$	—	—	12	pF
<i>Stand-alone mode</i> (Fig. 4)					
Series capacitance of crystal	$C_1$	—	28	—	fF
Parallel capacitance of crystal	$C_0$	—	7.1	—	pF
Resonance resistance of crystal	$R_r$	—	—	60	$\Omega$
<b>BUFEN, RE, <math>\bar{O}D</math></b>					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	6.5	V
Input leakage current at $V_I = 0 \text{ to } V_{DD} + 0.3 \text{ V}; T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{IL}$	-10	—	+10	$\mu\text{A}$
Input capacitance	$C_I$	—	—	7	pF
<b>REF</b> (Fig. 5)					
Input voltage	$V_{REF}$	0	1 to 2	2.7	V
Resistance (pin 21 to pin 20) with REF supply and R, G, B outputs OFF	$R_{REF}$	—	125	—	$\Omega$

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>OUTPUTS</b>					
<b>SAND</b>					
Output voltage high level at $I_O = 0$ to $-10 \mu\text{A}$	$V_{OH}$	4.2	—	$V_{DD}$	V
Output voltage intermediate level at $I_O = -10$ to $+10 \mu\text{A}$	$V_{OI}$	1.3	—	2.7	V
Output voltage low level at $I_O = 0.2 \text{ mA}$	$V_{OL}$	0	—	0.2	V
Load capacitance (note 1)	$C_L$	—	—	130	pF
<b>F1/F6, <math>\overline{DDA}/\overline{FS}</math></b>					
Output voltage HIGH	$V_{OH}$	2.4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3.2 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Load capacitance (note 1)	$C_L$	—	—	50	pF
<b><math>\overline{LDS}</math>, <math>\overline{AS}</math></b>					
Output voltage HIGH at $I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2.0	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3.2 \text{ mA}$	$V_{OL}$	0	—	0.8	V
Load capacitance (note 1)	$C_L$	—	—	200	pF
<b><math>\overline{DTACK}</math>, <math>\overline{BR}</math> (open drain outputs)</b>					
Output voltage LOW at $I_{OL} = 3.2 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Load capacitance (note 1)	$C_L$	—	—	150	pF
Capacitance (OFF state)	$C_{OFF}$	—	—	7	pF
<b>R, G, B (note 2)</b>					
Output voltage HIGH (note 3) at $I_{OH} = -100 \mu\text{A}$ ; $V_{REF} = 2.7 \text{ V}$	$V_{OH}$	2.4	—	—	V
Output voltage LOW at $I_{OL} = 2 \text{ mA}$ (note 10)	$V_{OL}$	—	—	0.4	V
Output resistance during line blanking	$R_{OBL}$	—	—	150	$\Omega$
Output capacitance (OFF state)	$C_{OFF}$	—	—	12	pF
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0.3 \text{ V}$ ; $T_{amb} = 25 \text{ }^\circ\text{C}$	$I_{OFF}$	-10	—	+10	$\mu\text{A}$
<b>CLOCKO</b>					
Output voltage HIGH	$V_{OH}$	2.0	—	$V_{DD}$	V
Output voltage LOW	$V_{OL}$	0	—	0.8	V
Load capacitance (note 1)	$C_L$	—	—	50	pF



parameter	symbol	min.	typ.	max.	unit
<b>VDS</b>					
Output voltage HIGH	$V_{OH}$	2.0	—	$V_{DD}$	V
Output voltage LOW	$V_{OL}$	0	—	0.8	V
Output leakage current (OFF state) at $V_I = 0$ to $V_{DD} + 0.3$ V; $T_{amb} = 25$ °C	$I_{LO}$	−10	—	+ 10	μA
<b>INPUTS/OUTPUTS</b>					
<b>VCS/OSCO</b>					
Input voltage HIGH	$V_{IH}$	2.0	—	6.0	V
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Output leakage current (output OFF) at $V_I = 0$ to $V_{DD} + 0.3$ V; $T_{amb} = 25$ °C	$I_{LO}$	−10	—	+ 10	μA
Input capacitance	$C_I$	—	—	10	pF
Load capacitance (note 1)	$C_L$	—	—	50	pF
<b>TCS</b>					
Input voltage HIGH	$V_{IH}$	3.5	—	10.0	V
Input voltage LOW	$V_{IL}$	0	—	1.5	V
Output leakage current at $V_I = 0$ to $V_{DD} + 0.3$ V; $T_{amb} = 25$ °C	$I_{LO}$	−10	—	+ 10	μA
Input capacitance	$C_I$	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200$ to $100$ μA	$V_{OH}$	2.0	—	6.0	V
Output voltage LOW at $V_{OL} = 3.2$ mA	$V_{OL}$	0	—	0.8	V
Load capacitance (note 1)	$C_L$	—	—	50	pF
<b>A1/D0 to A16/D15</b>					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	6.0	V
Output leakage current $V_I = 0$ to $V_{DD} + 0.3$ V; $T_{amb} = 25$ °C	$I_{LO}$	−10	—	+ 10	μA
Input capacitance	$C_I$	—	—	10	pF
Output voltage HIGH at $I_{OH} = -200$ μA	$V_{OH}$	2.4	—	$V_{DD}$	V
Output voltage LOW at $I_{OL} = 3.2$ mA	$V_{OL}$	0	—	0.4	V
Load capacitance (note 1)	$C_L$	—	—	200	pF
<b>UDS; R/W</b>					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	6.0	V
Output leakage current at $V_I = 0$ to $V_{DD} + 0.3$ V; $T_{amb} = 25$ °C	$I_{LO}$	−10	—	+ 10	μA
Input capacitance	$C_{IN}$	—	—	10	pF
Output voltage HIGH ( $I_{OH} = -200$ μA)	$V_{OH}$	2.0	—	$V_{DD}$	V
Output voltage LOW ( $I_{OH} = 3.2$ mA)	$V_{OL}$	0	—	0.8	V
Load capacitance (note 1)	$C_L$	—	—	200	pF

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>TIMING</b>					
Values guaranteed at 0.8 V and 2.0 V levels F6 input frequency at 7.2 MHz					
<b>F6 (Fig. 3)</b>					
Rise and fall times	$t_r, t_f$	10	—	69	ns
Frequency	$f_{F6}$	—	72	—	MHz
<b>CLKO, F1/F6, R, G, B, <math>\overline{VDS}</math>, <math>\overline{FS}/\overline{DDA}</math>, <math>\overline{OD}</math> (notes 4, 5 and Fig. 6)</b>					
CLKO HIGH time	$t_{CLKH}$	20	—	—	ns
CLKO LOW time	$t_{CLKL}$	12	—	—	ns
CLKO rise and fall times	$t_{CLKr}$ $t_{CLKf}$	—	—	10 10	ns ns
CLKO HIGH to R, G, B, $\overline{VDS}$ floating after $\overline{OD}$ fall	$t_{FOD}$	0	—	30	ns
Skew between outputs R, G, B, $\overline{VDS}$	$t_{VS}$	—	—	20	ns
R, G, B, $\overline{VDS}$ rise and fall times	$t_{Vr}, t_{Vf}$	—	—	30	ns
CLKO HIGH to R, G, B, $\overline{VDS}$ active after $\overline{OD}$ rise	$t_{AOD}$	0	—	60	ns
F1 HIGH time (note 5)	$t_{F1H}$	333	417	500	ns
F1 LOW time (note 5)	$t_{F1L}$	333	417	500	ns
F6 HIGH time	$t_{F6H}$	33	69	100	ns
F6 LOW time	$t_{F6L}$	33	69	100	ns
$\overline{OD}$ to CLKO rise set-up	$t_{ODS}$	—	—	45	ns
$\overline{OD}$ to CLKO HIGH hold	$t_{ODH}$	—	—	0	ns
<b>MEMORY ACCESS TIMING</b>					
(notes 1, 6, 7 and Fig. 7)					
<b><math>\overline{UDS}</math>, <math>\overline{LDS}</math>, <math>\overline{AS}</math></b>					
Cycle time	$t_{cyc}$	—	417	—	ns
$\overline{UDS}$ HIGH to bus-active for address output	$t_{SAA}$	65	—	—	ns
Address valid set-up to $\overline{AS}$ fall	$t_{ASU}$	16	—	—	ns
Address valid hold from $\overline{AS}$ LOW	$t_{ASH}$	16	—	—	ns
Address float to $\overline{UDS}$ fall	$t_{AFS}$	0	—	—	ns

parameter	symbol	min.	typ.	max.	unit
$\overline{AS}$ LOW to $\overline{UDS}$ fall delay	tATD	42	—	—	ns
$\overline{UDS}$ , $\overline{LDS}$ HIGH time	tHDS	180	—	—	ns
$\overline{UDS}$ , $\overline{LDS}$ LOW time (note 9)	tLDS	160	—	—	ns
$\overline{AS}$ HIGH time	tHAS	100	—	—	ns
$\overline{AS}$ LOW time	tLAS	240	—	—	ns
Data valid set-up to $\overline{UDS}$ rise	tDSU	25	—	—	ns
Data valid hold from $\overline{UDS}$ HIGH	tDSH	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{AS}$ rise delay	tUAS	0	—	15	ns
$\overline{AS}$ LOW to data valid	tAFA	—	—	225	ns
<b>Link-through buffers</b>					
(notes 6, 7 and Fig. 8)					
$\overline{BUFEN}$ LOW to output valid	tBEA	—	—	85	ns
Link-through delay time	tLTD	—	—	70	ns
Input data float prior to direction change	tIFR	0	—	—	ns
Output float after direction change	tOFR	—	—	50	ns
Output float after $\overline{BUFEN}$ HIGH	tBED	—	—	50	ns
<b>Microprocessor READ from EUROM</b>					
(Fig. 9)					
R/ $\overline{W}$ HIGH set-up to $\overline{UDS}$ fall	tRUD	0	—	—	ns
$\overline{UDS}$ LOW to returned-data access time	tUDA	—	—	210	ns
$\overline{RE}$ LOW to returned data access time	tREA	—	—	210	ns
Data valid to $\overline{DTACK}$ LOW delay	tDTL	0	—	—	ns
$\overline{DTACK}$ LOW to $\overline{UDS}$ rise	tDLU	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{DTACK}$ rise	tDTR	0	—	50	ns
$\overline{UDS}$ HIGH to address hold	tDSA	10	—	—	ns
$\overline{UDS}$ HIGH to data hold	tDSH	8	—	—	ns
$\overline{UDS}$ HIGH to $\overline{RE}$ rise	tSRE	10	—	—	ns
$\overline{UDS}$ HIGH to R/ $\overline{W}$ fall	tUDR	0	—	—	ns
$\overline{UDS}$ LOW to $\overline{DTACK}$ LOW	tDSD	—	—	260	ns
Address valid to $\overline{UDS}$ fall	tAUL	0	—	—	ns

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>MEMORY ACCESS TIMING (continued)</b>					
<b>Microprocessor WRITE to EUROM (Fig. 10)</b>					
Write cycle time (note 8)	t <sub>WCY</sub>	500	—	—	ns
R/ $\overline{W}$ LOW set-up to $\overline{UDS}$ fall	t <sub>WUD</sub>	0	—	—	ns
$\overline{RE}$ LOW to $\overline{UDS}$ fall	t <sub>RES</sub>	30	—	—	ns
Address valid to $\overline{UDS}$ fall	t <sub>ASS</sub>	30	—	—	ns
$\overline{UDS}$ LOW time	t <sub>LUS</sub>	100	—	—	ns
Data valid to $\overline{UDS}$ rise	t <sub>DSS</sub>	80	—	—	ns
$\overline{UDS}$ LOW to $\overline{DTACK}$ LOW	t <sub>DTA</sub>	0	—	60	ns
$\overline{UDS}$ HIGH to $\overline{DTACK}$ rise	t <sub>DTR</sub>	0	—	50	ns
$\overline{UDS}$ HIGH to data hold	t <sub>DSH</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to address hold	t <sub>DSA</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to $\overline{RE}$ rise	t <sub>SRE</sub>	10	—	—	ns
$\overline{UDS}$ HIGH to R/ $\overline{W}$ rise	t <sub>UDW</sub>	0	—	—	ns
<b>F1/F6 to memory access cycle (Fig. 11)</b>					
$\overline{UDS}$ HIGH to F6 (component of F1/F6) rise (notes 1, 6 and 7)	t <sub>UF6</sub>	20	—	—	ns
F6 (component of F1/F6) HIGH to $\overline{UDS}$ rise	t <sub>F6U</sub>	40	—	—	ns
<b>SYNCHRONIZATION and BLANKING</b>					
<b><math>\overline{TCS}</math>, SAND, <math>\overline{FS/DDA}</math></b>					
See Fig. 12 for timing relationships and Fig. 13 for vertical sync and blanking waveforms.					

## Notes to the characteristics

- All pins are tested with a 150 pF load capacitor.
- 16-level analogue voltage outputs.
- Output voltage guaranteed when programmed for top level.
- CLKO, F1/F6,  $\overline{VDS}$ ,  $\overline{FS/DDA}$ : reference levels = 0.8 to 2.0 V.  
R, G, B: reference levels = 0.8 to 2.0 V with  $V_{REF} = 2.7$  V.
- These times may momentarily be reduced to a nominal 69 ns in slave-sync mode at the moment of re-synchronization.
- Reference levels = 0.8 to 2.0 V.
- F6 input at 6 MHz.
- Microprocessor write cycle times of less than 500 ns are permitted but often result in Wait States being generated, the precise timing of  $\overline{DTACK}$  will then depend on the internal synchronization time
- This timing may be infringed at the beginning and end of the memory access window.
- Output voltage guaranteed when programmed for bottom level.




Fig. 3 F6 input waveform.

DEVELOPMENT DATA




Fig. 4(a) Oscillator circuit for SAA5361 stand-alone sync mode and (b) equivalent circuit of crystal at resonance (see characteristics for values).






Fig. 5 Circuit arrangement giving one-of-sixteen reference voltage levels for the R, G or B analogue outputs.



7222377

Fig. 6 Video timing.



7222631

Fig. 7 Memory access timing.




Fig. 8 Timing of link-through buffers.

DEVELOPMENT DATA




Fig. 9 Timing of microprocessor read from EUROM.




Fig. 10 Timing of microprocessor write to EUROM.




Fig. 11 Timing of F1/F6 to memory access cycle.



DEVELOPMENT DATA




Fig. 12 Timing of synchronization and blanking outputs; all timings are nominal and assume  $f_6 = 7.2$  MHz.




Fig. 13 Vertical synchronization and blanking waveforms; separation of broad pulses = 3.96  $\mu$ s; equalizing pulse widths = 7.88  $\mu$ s.

## APPLICATION INFORMATION

More detailed application information is available on request

## BASIC VIDEOTEX DECODER CONFIGURATION

A basic, practical decoder configuration is shown in Fig. 14, reference should also be made to the block diagram Fig. 1.




Fig. 14 Basic videotex decoder configuration.

Character and attribute data is fetched from the external memory, processed by the row buffer fill logic according to the stack coding scheme (in stack mode) and then fed into one half of the dual display row buffer. The data fetch process takes place during one line-flyback period (per row) and, since time is required to complete the fill, the other half of the dual row buffer is used for display. The row buffers exchange functions on alternate rows – each holds the 40 columns of 32 bits required to define explicitly every character in a row.

The addresser is used for row buffer filling and for fetching screen colours, and during the display time it is also used for addressing DRCS characters.

## Timing

The timing chain operates from an external 7.2 MHz clock or an on-chip fixed-frequency crystal oscillator. The basic video format is 40 characters per row, 24/25 rows per page and 10 video lines per row. EUROM will also operate with 20/21 rows per page and 12 video lines per row. The two extra lines per row are added symmetrically and contain background colour only for ROM-based alphanumeric characters. DRCS characters, block and smooth mosaics and line drawing characters occupy all 12 lines.

The display is generated to 625-line/60 Hz scanning (interlaced or non-interlaced).

In addition to composite sync (pin 32) for conventional timebases, a clock output at 1.2 MHz or 7.2 MHz (pin 29) is available for driving other videotex devices, and a 14.4 MHz clock (pin 27) is available for hard-copy dot synchronization. A defined-display-area timing signal (pin 33) simplifies the application of external peripherals such as a light pen; this signal is nominally coincident with the character dot information.

## APPLICATION INFORMATION (continued)

## Character generation

EUROM supports eight character tables, each of (nominally) 128 characters. Four tables are in on-chip ROM and contain fixed characters and four are stored in an external RAM. The contents of the fixed character tables (Tables 0 to 3) are shown in Figs 15 and 16.

Àà 0 Pǫp  
 Ææ! 1 A Q a q  
 Èè" 2 B R b r  
 ùù\_ 3 C S c s  
 ćáã 4 D T d t  
 ééõ 5 E U e u  
 ííij 6 F V f v  
 Œó' 7 G W g w  
 úú ( 8 H X h x  
 Ââ) 9 I Y i y  
 Øø\* : J Z j z  
 œêø ; K Ä k ä  
 îî , ì L Ö l ö  
 Ññ - ò M Ü m ü  
 Åå . ë N i n ß  
 Çç / ? O # o ð

M2531

Ćí ũ Ł Á Ò K  
 Ńń Ą ă ŕ ŕ ũ ũ  
 ś ś Ć ć Ÿ Ÿ Đ đ  
 ź ź È è Ì Ì Ő ő  
 Ć Ć Ğ ğ Ĩ Ĩ H h  
 Ğ Ğ İ İ Ő Ő Ğ Ğ  
 Ĥ Ĥ Ķ ķ ũ ũ Ĭ Ĭ  
 Ĵ Ĵ Ľ Ľ Ć Ć Ľ Ľ  
 Ŝ Ŝ Ń ń ě ě Ľ Ľ  
 Ŵ Ŵ Ŕ Ŕ ě ě Ĩ Ĩ  
 Ŷ Ŷ ą ą ő ő ũ ũ  
 Ā ā Ę ę Ń ń Ę ę  
 Ę Ę ĩ ĩ ŕ ŕ ħ ħ  
 Ī Ī ŷ ŷ ŝ ŝ Ĥ Ĥ  
 Ō Ō ŝ ŝ ō ō Ŋ Ŋ  
 Ū Ū Ŧ Ŧ Ğ Ğ Ħ Ħ


M2532

(a)


(b)

Fig. 15 On-chip characters: (a) Table 0; (b) Table 1.

DEVELOPMENT DATA



(a)



(b)

Fig. 16 On-chip characters: (a) Table 2; (b) Table 3.

**APPLICATION INFORMATION** (continued)**Character generation** (continued)

The 128 most commonly used characters are contained in Table 0, these are the standard upper and lower-case letters of the Roman alphabet, numerals, punctuation and the more common accented characters. In normal text transmission, Table 0 is used most of the time. Table 1 contains other accented characters. Miscellaneous characters, mathematical symbols, the line drawing character set and accents without associated symbols are contained in Table 2. Table 3 contains the block mosaics for the basic alpha-mosaic service and also the new smooth mosaics.

The four tables stored in the external RAM (Tables 4 to 7) are used for DRCS.

**Scroll map**

The scroll map uses a 26-byte area of on-chip RAM and functions in association with the timing chain. It maps the scan row on to the fetched memory row so allowing the stored page to be displayed in any row order. For each row, a 1-byte pointer to the display memory row is stored in the scroll map. This allows scrolling without the need for data transfer to, or from, side storage. Additional control bits are stored, allowing 1 to 25 rows to be displayed at any location on the screen.

**Colour map and digital-to-analogue converters**

The colour map RAM contains thirty-two 12-bit words that are loaded by the microprocessor and read out in three 4-bit groups at pixel rate. Each group is fed to a non-linear (gamma-corrected) D-A converter. The resulting R, G and B outputs are low-impedance with peak-to-peak amplitudes controlled by the reference voltage applied at pin 21.

**Cursor**

The cursor is available in the stack mode. Its position, character code, character table, foreground colour, background colour, lining and flash attributes are all software programmable via internal register bits.

**NON-VIDEOTEX APPLICATIONS**

For non-Videotex applications, the device will also support the following operating modes:

**Explicit fill mode.** An alternative 40 character/rows mode which does not use the memory compression technique of stack coding. More display memory is required but there are no limitations on the number of display attribute changes per row.

**80 characters/rows mode.** When operating with 80 characters per row, the available display attributes are eight foreground colours, eight (potentially different) background colours (including transparent) as well as underline and blink.

**Full field DRCS mode.** This mode is not mutually exclusive to the explicit fill and 80 characters/rows modes but rather the available DRCS memory is expanded so that the whole screen can be covered, thus enabling a 'bit map'. All ROM-based characters and all display attributes remain available.

**MICROPROCESSOR and RAM BUS INTERFACE**


Three types of data transfer take place at the bus interface:

- EUROM fetches data from the display memory
- The microprocessor reads from, or writes to, EUROM's internal register map
- The microprocessor accesses the display memory

**EUROM access to display memory (Figs 17 and 18)**

EUROM accesses the external display memory via a 16-bit multiplexed address and data bus with a cycle time of 417 ns. The address strobe ( $\overline{AS}$ ) signal from EUROM flags the bus cycle and writes the address into octal latches (74LS373). The display data is stored in bytes of upper (most-significant) and lower (least-significant) display information and is always fetched in pairs of bytes (upper + lower = 16 bits). The upper and lower display RAM sections are enabled simultaneously by the upper and lower data strobes (respectively  $\overline{UDS}$  and  $\overline{LDS}$ ) which are always asserted together to fetch a 16-bit word. The read/write control  $R/\overline{W}$  is included although EUROM only reads from the display memory.

DEVELOPMENT DATA



(1) 74LS373 octal transparent latch (3-state)

Fig. 17 Simple RAM interface circuit for display memory access.




Fig. 18 Bus timing for display memory access.

**APPLICATION INFORMATION** (continued)**EUROM access to display memory** (continued)

The display memory organization uses the word/byte addressing convention adopted for the SCN68000 microprocessor series. Data fetched on the 16-bit bus is considered in terms of bytes where the even numbered bytes use the upper (most-significant) part of the bus as shown in Fig. 19. The word addresses are numerically the same as the upper byte that they contain — there are no odd-numbered word addresses.




Fig. 19 Display memory word/byte organization.

**Warning time**

As EUROM is a real-time display device, it must have direct access to the display memory with priority over the microprocessor and other peripheral devices. This is achieved by EUROM issuing a bus request ( $\overline{BR}$ ) signal for the duration of the memory access plus a programmable advance warning time which allows the microprocessor to complete its current bus cycle.

In systems where the buses of the microprocessor and EUROM are intimately connected (connected systems),  $\overline{BR}$  may be used to suspend all microprocessor activity so that EUROM can act as a dedicated DMA controller. In systems where the two buses are separated by buffers (disconnected systems),  $\overline{BR}$  may be used either to generate an interrupt or as a direct signal. To these ends, the warning time between the assertion of  $\overline{BR}$  and the beginning of EUROM's bus activity is programmable to be between 0 and 19.2  $\mu$ s.



**Microprocessor access to register map**

EUROM has a set of internal registers which, when memory-mapped, behave as an 8-bit wide RAM connected to the upper part of the data bus (Fig. 20). The control signals  $\overline{UDS}$  and  $R/\overline{W}$  are reversed to become inputs and the register map is enabled by the signal  $\overline{RE}$ . Addresses are input via the lower part of the bus. A data transfer acknowledge signal ( $\overline{DTACK}$ ) indicates to the microprocessor that the data transfer is complete.




Fig. 20 Microprocessor access to register map.

DEVELOPMENT DATA

The main data and address paths used in a connected 68000 interface are shown in Fig. 21. The outputs from the octal latches (74LS373) are enabled only when the 68000 has made the bus available in response to a bus request ( $\overline{BR}$ ). When the register map is accessed data is transferred via the upper part of the bus and the microprocessor's low-order address is passed to EUROM via the octal buffers (74LS244). At the same time the bidirectional buffers (74LS245) disable the signals from the low order data bus of the 68000.


The buffers '244 and '245 may be omitted in a 16-bit write-only configuration where the least-significant data byte is interpreted by EUROM as an address. Here it will generally be necessary for the microprocessor to hold a (readable) 'master copy' of EUROM's scroll map contents at a location in its main memory.

**8-bit microprocessors**

Although the control bus is optimised for the SCN68000 16-bit microprocessor unit, EUROM will operate with a number of widely differing industry-standard 8, 16 or more-bit microprocessors or microcontrollers (e.g. SCN68008, MAB8051). The interfacing of 8-bit microprocessors to the 16-bit wide display memory is made simple by EUROM's on-chip link-through buffer which provides the microprocessor with bidirectional access to the lower (odd) half of the memory. The link-through buffer is enabled by the buffer-enable signal  $\overline{BUFEN}$ , and the send/receive direction is controlled by the signal  $\overline{S/R}$ .

The main data and address paths used in a connected 8-bit microprocessor system are shown in Fig. 22. The interface is similar to that of the 16-bit system but here the display memory does not receive A0 as an address, rather A0 is used as the major enabling signal for  $\overline{BUFEN}$  (enables when HIGH).

APPLICATION INFORMATION (continued)




7222635

- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 74LS245 octal bus transceiver (3-state)
- (4) SCN68000 microprocessor unit

Fig. 21 Connected 16-bit microprocessor system.

DEVELOPMENT DATA




- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)

Fig. 22 Connected 8-bit microprocessor system.

APPLICATION INFORMATION (continued)

Disconnected systems

For many applications it may be desirable to disconnect EUROM and the display memory from the microprocessor and its ROM, RAM and other peripherals by using isolating buffers as shown in Fig. 23. The two parts of the system then operate independently and communicate only when the microprocessor accesses EUROM's register map or the display memory.



7Z22638

- (1) 74LS373 octal transparent latch (3-state)
- (2) 74LS244 octal buffer (3-state)
- (3) 75LS245 octal bus transceiver (3-state)

Fig. 23 Disconnected 8-bit system.

**Synchronization**

*Stand-alone mode*

As a stand-alone device (e.g. in terminal applications) EUROM can output a composite sync signal ( $\overline{TCS}$ ) to the display timebase IC or to a monitor. Timing is obtained from a 7.2 MHz on-chip oscillator using an external crystal as shown in Fig. 24.




Fig. 24 Stand-alone synchronization mode.

*Simple-slave*

In the simple-slave mode EUROM synchronizes directly to another device, such as to the  $\overline{TCS}$  signal from another EUROM as shown in Fig. 25. EUROM's horizontal counter is reset by the falling edge of  $\overline{TCS}$ . A dead time of 208 ns is built in to avoid resetting the counter at every tv line and so prevents screen jitter.

Field synchronization is made using EUROM's internal field sync separator.

DEVELOPMENT DATA




Fig. 25 Simple-slave (direct sync) mode.

## APPLICATION INFORMATION (continued)

## Synchronization (continued)

*Phase-locked slave*

The phase-locked slave (indirect sync) mode is shown in Fig. 26. Part of a VIP2 forms alu. When EUROM is active, its horizontal counter forms part of the phase control loop — a horizontal reference is fed back to the VIP2 from the SAND output and a vertical reference is generated by feeding separated composite sync to EUROM's field sync separator via the VCS input. In the phase-locked slave mode, the display derived from EUROM can sync with that from a tv source or a local VLP player, thus giving picture-in-text display possibilities.




Fig. 26 Phase-locked slave (indirect sync) mode.



## TELETEXT IC FOR ANALOGUE AND DIGITAL TV

### GENERAL DESCRIPTION

The SAA9041 is a CMOS integrated circuit designed for reception, decoding and display of 625 and 525 line World System Teletext (WST).

It is used in conjunction with a teletext video processor (SAA5231 or SAA5236) for data regeneration, and a single-chip 64 K x 4-bit or 256 K x 4-bit dynamic RAM page memory.

The SAA9041 acquires teletext packets defined at levels 1, 2 and 3 in the WST specification and produces a level 1 display.

The device is  $\mu$ C controlled via the standard I<sup>2</sup>C-bus and is compatible with the Philips digital TV chip-set.

### Features

#### General

- Interfaces with the Philips digital TV chip-set
- Interfaces with analogue TV
- Directly interfaces up to 1 Mbit dynamic RAM
- Fully independent acquisition and display timing
- 3 display modes
  - normal
  - 32 kHz (progressive scan)
  - 100 Hz/120 Hz (field doubling)
- I<sup>2</sup>C controlled
- Single 5 V power supply

#### Acquisition

- Simultaneous update of up to 8 pages
- Up to 100 page background memory capability
- Software selectable 625/525 line operation
- Full Level One Features (FLOF) operation
- VBI and full channel operation
- Extension packets 26/27/28/29 and 30 fully decoded

#### Display

- Stable display by slaving from scan-related timing signals
- Automatic selection of up to seven different languages
- Storage of 192 characters (12 x 10 dot matrix)
- Software controlled RGB level removes the need for hardware adjustment
- Up to 27 display rows; 0 to 24 and up to 2 status rows

### PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).




Fig. 1 Block diagram.



PINNING

DEVELOPMENT DATA




Fig. 2 Pinning diagram

## Pin functions

pin no.	mnemonic	description
1	$\overline{\text{SCS}}$	<b>Scan Composite Sync:</b> active LOW output containing line and field information related to the timing of the display section. It is used to slave an external display device such as the SAA5350 (EUROM).
2	SCL	<b>Serial Clock:</b> input signal which is the I <sup>2</sup> C-bus clock from the microcontroller.
3	SDA	<b>Serial Data:</b> is the I <sup>2</sup> C-bus data line connected to the microcontroller. It is an input/output function with an open-drain output.
4	VSA	<b>Vertical Synchronization Acquisition:</b> vertical synchronization signal from the SAA9050 (VS), derived from the incoming video. This input enables field timing to be established in the acquisition section.
5	$\overline{\text{HSA}}$	<b>Horizontal Synchronization Acquisition:</b> horizontal synchronization signal from the SAA9050 (HSY), derived from the incoming video. This active LOW input enables line timing to be established in the acquisition section.
6	VSD	<b>Vertical Synchronization Display:</b> vertical synchronization signal from the SAA9050 (VS), which indicates the vertical position of the TV picture. This input follows field synchronization of the display section.
7	HSD	<b>Horizontal Synchronization Display:</b> horizontal synchronization signal from the SAA9050 (HS). This input enables the display section to be synchronized to line timing of the TV picture.
8	LL3A	<b>Line-Locked system clock:</b> 13.5 MHz system clock input for the acquisition section.
9	VDS	<b>Video/Data Switch:</b> push-pull active HIGH 3-state output which controls the switching between text (HIGH) and normal TV (LOW) picture for both normal text and superimposed displays.
10	R	<b>Red, Green, Blue:</b> analogue 3-state outputs which contain video character and background information for text display. The output level is adjustable over 16 steps and is controlled by V <sub>SS0</sub> , V <sub>DD</sub> and an internal register.
11	G	
12	B	
13	C <sub>DAC</sub>	<b>DAC output:</b> DAC output level external decoupling capacitor not less than 1 $\mu$ F.
14	V <sub>SS0</sub>	<b>Ground:</b> ground connection for video outputs.
15	V <sub>DD</sub>	<b>Power Supply:</b> + 5 V (typ.).
16	V <sub>SS2</sub>	<b>Ground:</b> ground connection.
17	LL3D/ LL1.5D	<b>Line-Locked system clock:</b> 13.5 MHz or 27 MHz system clock input for the display, memory interface and control sections.
18 to 26	A0 to A8/ A9 to A17	<b>Address:</b> multiplexed address outputs for the external nibble-wide dynamic RAM (DRAM). With a 256-Kbit (16 K x 4) DRAM the address A8 pin is not used.
27	$\overline{\text{RAS}}$	<b>Row Address Strobe:</b> active LOW output for the external DRAM.
28	$\overline{\text{CAS}}$	<b>Column Address Strobe:</b> active LOW output for the external DRAM.
29	R/ $\overline{\text{W}}$	<b>Read/Write:</b> input/output enable signal for the external DRAM.

pin no.	mnemonic	description
30 to 33	D3 to D0/ D4 to D7	<b>Data:</b> data inputs/outputs to and from the external nibble-wide DRAM.
34	V <sub>SS1</sub>	<b>Ground:</b> ground connection.
35	V <sub>SS3</sub>	<b>Ground:</b> ground connection.
36	$\overline{\text{INT}}$	<b>Interrupt:</b> open-drain active LOW output which provides an interrupt signal for a microprocessor indicating the arrival of a page in any one of the acquisition channels.
37	SAND	<b>Sandcastle:</b> 3-level output for the SAA5231 or SAA5236 representing the $\overline{\text{PL}}/\overline{\text{CBB}}$ signal.
38	TTC	<b>Teletext Clock:</b> input from the SAA5231 or SAA5236 supplied via an external coupling capacitor.
39	TTD	<b>Teletext Data:</b> input from the SAA5231 or SAA5236 supplied via an external coupling capacitor with pin 39 clamped to V <sub>SS</sub> for 4 to 8 $\mu\text{s}$ of each line to maintain the correct DC level.
40	$\overline{\text{ODD}}/\text{EVEN}$	<b>Odd/Even:</b> output for de-interlacing circuits. The signal is LOW for odd fields and HIGH for even fields when text but no picture is displayed. It is forced LOW when a TV picture is present.

DEVELOPMENT DATA


**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage	$V_{DD}$	-0.5	+ 6.5	V
DC input voltage	$V_I$	-0.5	$V_{DD} + 0.5$	V
DC input current	$I_I$	-20	+ 20	mA
DC output voltage	$V_O$	-0.5	$V_{DD} + 0.5$	V
DC output current	$I_O$	-20	+ 20	mA
DC $V_{DD}$ current	$I_{DD}$	*	*	mA
Storage temperature range	$T_{stg}$	-55	+ 125	°C
Operating ambient temperature range	$T_{amb}$	-20	+ 70	°C
Electrostatic handling**	$V_{es}$	-1000	+ 1000	V

**Notes to the ratings**

1. All voltages are with respect to  $V_{SS}$ .
2.  $V_{SS}$  is considered as an output.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

\* Value to be fixed.

\*\* Equivalent to discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor with a rise time of 15 ns.

## CHARACTERISTICS

 $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}; V_{SS} = 0 \text{ V}; T_{amb} = -20 \text{ to } +70 \text{ }^\circ\text{C}$  unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage	note 1	$V_{DD}$	4.5	5.0	5.5	V
Supply current		$I_{DD}$	—	*	—	mA
<b>Inputs</b>						
TTD	note 2					
Input voltage (peak-to-peak value)	note 3	$V_{I(p-p)}$	2.0	—	5.0	V
External coupling capacitor		$C_{ext}$	—	—	50	nF
Input rise and fall times	note 4	$t_r, t_f$	10	—	80	ns
Input data set-up time	note 5	$t_{SU}; DAT$	40	—	—	ns
Input data hold time	note 5	$t_{HD}; DAT$	40	—	—	ns
Input leakage current	$V_I = 0 \text{ to } V_{DD}$	$I_{LI}$	—10	—	+10	$\mu\text{A}$
Input capacitance		$C_I$	—	7	—	pF
Clamp start time	note 6	$t_{CLon}$	3.5	4.0	4.5	$\mu\text{s}$
Clamp finish time	note 6	$t_{CLOff}$	7.5	8.0	8.5	$\mu\text{s}$
Clamp output current	note 7	$I_{clamp}$	1.0	—	—	mA
<b>TTC</b>						
Input voltage (peak-to-peak value)		$V_{I(p-p)}$	2.0	—	5.0	V
External coupling capacitor		$C_{ext}$	—	10	—	nF
Peak input current		$I_{IM}$	—10	—	+10	mA
Input peaks relative to 50% duty factor		$\pm V_{IM}$	0.2	—	3.5	V
Input rise and fall times	note 4	$t_r, t_f$	10	—	80	ns
Input capacitance		$C_I$	—	7	—	pF
Input impedance	$V_I = V_{SS}$	$ Z_I $	—	*	—	$\Omega$
Input impedance	$V_I = V_{DD}$	$ Z_I $	—	*	—	$\Omega$
<b>Clock frequency</b>						
625 line		$f_{TTC}$	—	6.9375	—	MHz
525 line		$f_{TTC}$	—	5.7272	—	MHz

\* Value to be fixed.

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Inputs (continued)</b>	note 2					
$\overline{\text{HSA}}$	note 9					
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times	note 4	$t_r, t_f$	—	—	500	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	-10	—	+ 10	$\mu\text{A}$
Input capacitance		$C_I$	—	—	7	pF
<b>VSA</b>						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times	note 4	$t_r, t_f$	—	—	500	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	-10	—	+ 10	$\mu\text{A}$
Input capacitance		$C_I$	—	—	7	pF
<b>LL3A (TTL mode)</b>						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
LL3A cycle time	note 10	$t_{CA}$	69	74	80	ns
LL3A HIGH time		$t_{CAH}$	30	—	—	ns
LL3A LOW time		$t_{CAL}$	30	—	—	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	-100	—	+ 100	$\mu\text{A}$
Input capacitance		$C_I$	—	—	10	pF
<b>LL3A (AC mode)</b>	13.5 MHz					
Mean voltage level	note 24	$V_{ACM}$	-12	—	+ 12	V
<b>AC voltage</b> (peak-to-peak value)		$V_{AC(p-p)}$	1.0	—	3.0	V
Voltage HIGH w.r.t. mean		$V_{ACH}$	0.3	—	2.0	V
Voltage LOW w.r.t. mean		$V_{ACL}$	-2.0	—	-0.3	V
HIGH time w.r.t. mean		$t_{ACH}$	30	—	—	ns
LOW time w.r.t. mean		$t_{ACL}$	30	—	—	ns
Series capacitor		$C_S$	47	100	220	pF
Input impedance	note 24	$Z_{ACI}$	10	—	—	$k\Omega$
<b>SCL</b>						
Input voltage LOW		$V_{IL}$	0	—	1.5	V
Input voltage HIGH		$V_{IH}$	3.0	—	$V_{DD}$	V
Input rise time	note 4	$t_r$	—	—	1	$\mu\text{s}$
Input fall time	note 11	$t_f$	—	—	300	ns
Input leakage current	note 12; $V_I = 0$ to $V_{DD}$	$I_{LI}$	-10	—	+ 10	$\mu\text{A}$

parameter	conditions	symbol	min.	typ.	max.	unit
Input capacitance		$C_I$	—	—	7	pF
SCL clock frequency		$f_{SCL}$	0	—	100	kHz
HSD						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times	note 4	$t_r, t_f$	—	—	500	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	—10	—	+ 10	$\mu A$
Input capacitance		$C_I$	—	—	7	pF
VSD						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times	note 4	$t_r, t_f$	—	—	500	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	—10	—	+ 10	$\mu A$
Input capacitance		$C_I$	—	—	7	pF
LL3D (TTL mode)						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
LL3D cycle time	note 10					
13.5 MHz		$t_{CA}$	69	74	80	ns
27.0 MHz		$t_{CA}$	35	37	40	ns
LL3D HIGH time						
13.5 MHz		$t_{CAH}$	30	—	—	ns
27.0 MHz		$t_{CAH}$	15	—	—	ns
LL3D LOW time						
13.5 MHz		$t_{CAL}$	30	—	—	ns
27.0 MHz		$t_{CAL}$	15	—	—	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	—100	—	+ 100	$\mu A$
Input capacitance		$C_I$	—	—	10	pF
LL3D (AC mode)						
Mean voltage level	note 24	$V_{ACM}$	—12	—	+ 12	V
AC voltage						
(peak-to-peak value)		$V_{AC(p-p)}$	1.0	—	3.0	V
Voltage High w.r.t. mean		$V_{ACH}$	0.3	—	2.0	V
Voltage LOW w.r.t. mean		$V_{ACL}$	—2.0	—	—0.3	V
HIGH time w.r.t. mean		$t_{ACH}$	30	—	—	ns
LOW time w.r.t. mean		$t_{ACL}$	30	—	—	ns
Series capacitor		$C_S$	47	100	220	pF
Input impedance	note 24	$Z_{ACI}$	10	—	—	k $\Omega$
<b>Inputs/Outputs (I/O)</b>	note 13					
SDA (open drain I/O)						
Input voltage LOW		$V_{IL}$	0	—	1.5	V
Input voltage HIGH		$V_{IH}$	3.0	—	$V_{DD}$	V

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>SDA (open drain I/O)</b> (continued)						
Input rise time	note 4	$t_r$	—	—	1	$\mu$ s
Input fall time	note 11	$t_f$	—	—	300	ns
Input leakage current	note 12; $V_I = 0$ to $V_{DD}$ ; (with output off)	$I_{LI}$	-10	—	+ 10	$\mu$ A
Input capacitance		$C_I$	—	—	7	pF
Output voltage LOW	$I_{OL} = 3$ mA	$V_{OL}$	0	—	0.4	V
Output fall time	note 11	$t_f$	—	—	300	ns
Load capacitance D3 to D0		$C_L$	—	—	400	pF
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input leakage current	note 12; $V_I = 0$ to $V_{DD}$ ; (with output off)	$I_{LI}$	-10	—	+ 10	$\mu$ A
Input capacitance		$C_I$	—	—	7	pF
Output voltage LOW	$I_{OL} = 1.6$ mA	$V_{OL}$	2.4	—	$V_{DD}$	V
Output voltage HIGH	$I_{OH} = -200$ $\mu$ A	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 1.8 V		$t_r, t_f$	—	—	—	ns
Load capacitance	note 21	$C_L$	—	—	100	pF
<b>Outputs</b>						
<b>SAND</b>						
Output voltage LOW	$I_{OL} = 0.2$ mA	$V_{OL}$	0	—	0.3	V
Output voltage INTERMEDIATE	$\pm I_{OI} = 30$ $\mu$ A	$V_{OI}$	1.3	—	2.7	V
Output voltage HIGH	$I_{OH} = 0$ to $-10$ $\mu$ A	$V_{OH}$	4.2	—	$V_{DD}$	V
Output rise time $V_{OL}$ to $V_{OI}$ between 0.4 V and 1.1 V		$t_r, t_f$	—	—	400	ns
Output rise time $V_{OL}$ to $V_{OH}$ between 2.9 V and 4.0 V		$t_r, t_f$	—	—	200	ns
Output fall time $V_{OH}$ to $V_{OL}$ between 4.0 V and 0.4 V		$t_r, t_f$	—	—	50	ns
Load capacitance		$C_L$	—	—	30	pF



parameter	conditions	symbol	min.	typ.	max	unit
INT (open-drain output)						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Pull-up voltage		$V_{PU}$	—	—	$V_{DD}$	V
Output leakage current	output off; $V_{PU} = 0 \text{ to } V_{DD}$		-10	—	+10	$\mu\text{A}$
Output fall time	note 15	$t_f$	—	—	50	ns
Load capacitance		$C_L$	—	—	100	pF
A0 to A8						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 1.8 V		$t_r, t_f$				ns
Load capacitance	note 23	$C_L$	—	—	100	pF
$\overline{\text{RAS}}, \overline{\text{CAS}}, \text{R}/\overline{\text{W}}$						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 1.8 V		$t_r, t_f$				ns
Load capacitance	note 23	$C_L$	—	—	100	pF
$\overline{\text{SCS}}, \overline{\text{ODD}}/\text{EVEN}$						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times	note 16	$t_r, t_f$	—	—	200	ns
Load capacitance		$C_L$	—	—	200	pF
R, G, B (3-state)						
$V_{SS0}$ voltage level		$V_{SS0}$	$V_{SS}-0.5$	—	$V_{SS}+0.5$	V
Output voltage LOW	note 17; $I_{OL} = 2.0 \text{ mA}$	$V_{OL}$	$V_{SS0}$	—	$V_{SS0}+0.2$	V
Output voltage HIGH	note 18; $I_{OH} = -2 \text{ mA}$	$V_{OH}$	—	*	—	V
Output rise and fall times between 0.6 V and 1.8 V	notes 4 and 17	$t_r, t_f$				ns
Skew delay between output rise and fall times	notes 17 and 19	$t_d$				ns
Load capacitance		$C_L$	—	—	30	pF
Output capacitance	OFF state	$C_{off}$				pF
Output leakage current	OFF state; $V_I = 0 \text{ to } V_{DD}$	$I_{off}$	-10	—	+10	$\mu\text{A}$
VDS (3-state)						
Output voltage LOW	$I_{OL} = 1.0 \text{ mA}$	$V_{OL}$	0	—	0.2	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	1.1	—	2.8	V
Output rise and fall times		$t_r, t_f$				ns
Load capacitance		$C_L$	—	—	30	pF

\* Adjustable over 0.5 to 1.5 V.

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>TIMING</b>						
<b>I<sup>2</sup>C-bus</b>						
SCL clock frequency	note 20	f <sub>SCL</sub>	0	—	100	kHz
Input clock period						
HIGH time		t <sub>HIGH</sub>	4	—	—	μs
LOW time		t <sub>LOW</sub>	4	—	—	μs
Data set-up time		t <sub>SU; DAT</sub>	250	—	—	ns
Data hold time		t <sub>HD; DAT</sub>	0	—	—	ns
Stop set-up time from clock HIGH		t <sub>SU; STO</sub>	4	—	—	μs
Start set-up time following a stop		t <sub>BUF</sub>	4	—	—	μs
Start hold time		t <sub>HD; STA</sub>	4	—	—	μs
Start set-up time following clock LOW-to-HIGH transition		t <sub>SU; STA</sub>	4	—	—	μs
<b>Memory interface</b>						
Cycle time	note 14	t <sub>CY</sub>	—	481	—	ns
Transition time		t <sub>T</sub>	—	—	10	ns
$\overline{\text{RAS}}$ pulse width		t <sub>W; RAS</sub>	120	—	—	ns
$\overline{\text{RAS}}$ pre-charge time		t <sub>PC; RAS</sub>	90	—	—	ns
$\overline{\text{CAS}}$ hold time		t <sub>HD; CAS</sub>	120	—	—	ns
Page mode cycle time		t <sub>CY; PM</sub>	120	—	—	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time		t <sub>d</sub>	25	—	—	ns
$\overline{\text{CAS}}$ pulse width		t <sub>W; CAS</sub>	60	—	—	ns
$\overline{\text{CAS}}$ pre-charge time		t <sub>PC; CAS</sub>	50	—	—	ns
Row address set-up time		t <sub>SU; ROW</sub>	0	—	—	ns
Row address hold time		t <sub>HD; ROW</sub>	15	—	—	ns
Column address set-up time		t <sub>SU; COL</sub>	0	—	—	ns
Column address hold time		t <sub>HD; COL</sub>	20	—	—	ns
Read command set-up time		t <sub>SU; RD</sub>	0	—	—	ns
Read command hold time referenced to $\overline{\text{CAS}}$		t <sub>HD; RDC</sub>	0	—	—	ns
Read command hold time referenced to $\overline{\text{RAS}}$		t <sub>HD; RDR</sub>	10	—	—	ns
Access time from $\overline{\text{CAS}}$		t <sub>ACC; CAS</sub>	—	—	60	ns

parameter	conditions	symbol	min.	typ.	max.	unit
Output buffer turn-off delay referenced to $\overline{\text{CAS}}$		$t_{\text{off}}$	—	—	30	ns
Write command pulse width		$t_{\text{W}}; \text{WR}$	50	—	—	ns
Write command hold time		$t_{\text{HD}}; \text{WR}$	40	—	—	ns
Data-in set-up time		$t_{\text{SU}}; \text{DATI}$	0	—	—	ns
Data-in hold time		$t_{\text{HD}}; \text{DATI}$	40	—	—	ns
Access time from $\overline{\text{RAS}}$		$t_{\text{ACC}}; \text{RAS}$	—	—	120	ns
$\overline{\text{RAS}}$ hold time after $\overline{\text{CAS}}$		$t_{\text{HD}}; \text{RC}$	60	—	—	ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ pre-charge time		$t_{\text{PC}}; \text{CR}$	10	—	—	ns
Column address hold time referenced to $\overline{\text{RAS}}$		$t_{\text{HD}}; \text{COLR}$	80	—	—	ns
Data-in hold time referenced to $\overline{\text{RAS}}$		$t_{\text{HD}}; \text{DATIRO}$	0	—	—	ns
RAS pre-charge to $\overline{\text{CAS}}$ hold time		$t_{\text{PC}}; \text{RCH}$	0	—	—	ns

#### Notes to the characteristics

1. The rise time of  $V_{\text{DD}}$  from 0 to 4.5 V must be  $> 150$  ns to ensure that the internal power-on-reset triggers. For this circuit to reset the chip,  $V_{\text{DD}}$  must be initially  $< 1.0$  V or fall to  $< 1.0$  V for at least 100 ns. Spikes on  $V_{\text{DD}}$  are tolerable provided that  $V_{\text{DD}}$  is not reduced to  $< 2.5$  V.
2. All inputs are protected against static charge under normal handling.
3. The TTD input incorporates an internal clamping diode in addition to the active clamping transistor.
4. Rise and fall times are measured between 10% and 90% levels.
5. Teletext input data set-up and hold times are measured with respect to 50% duty factor level of the rising edge of the teletext clock input (TTC). Data stable 1  $\geq 2.0$  V, data stable 0  $\leq 0.8$  V.
6. Clamp times measured from the line sync reference point.
7. Clamp transistor on,  $V_{\text{TTD}}$  to  $V_{\text{SS}} = 0.1$  V.
8. The TTC input has an internal clamping diode.
9. HSA is falling edge triggered.
10. Minimum and maximum cycles times are  $\pm 7.1\%$  of the typical value.
11. Fall time is measured between 3.0 V and 1.5 V.
12. Applies even when  $V_{\text{DD}} = 0$  V.
13. All input/outputs and outputs are protected against static charge under normal handling.
14. For details of memory interface timings to and from external DRAM see Fig. 5 and Fig. 6.

**Notes to the characteristics (continued)**

15. Output fall time measured between 4.0 V and 1.0 V levels with a 3.3 kΩ load to 5.0 V.
16. Output rise and fall times measured between 0.8 V and 2.0 V levels.
17. Measured with  $V_{SS0} = V_{SS}$  and output voltage ( $C_{DAC}$ ) = 1.5 V.
18. Measured with  $V_{SS0} = V_{SS}$  and output voltage ( $C_{DAC}$ ) = 0.5 V to 1.5 V.
19. Skew delay time measured at 0.7 V levels.
20. For details of I<sup>2</sup>C-bus timings see Fig. 3; timings are referred to  $V_{IH} = 3.0$  V and  $V_{IL} = 1.5$  V.
21. Load capacitance measured with two DRAM data inputs; 50 pF maximum.
22. A current of 1 μA flows out of the SAA5231 or SAA5236 while its output is in the range of 1 V to 3.5 V.
23. Load capacitance measured with eight DRAM data inputs; 80 pF maximum.
24. Measured through a 200 pF capacitor with a 13.5 MHz sinewave.




Fig. 3 I<sup>2</sup>C-bus timing.




Fig. 4 Line-Locked system clock LL3A and LL3D timing diagram.

DEVELOPMENT DATA





Fig. 5 Memory interface timing for write cycle to external DRAM.



7Z81929

Fig. 6 Memory interface timing for read cycle from external DRAM.

DEVELOPMENT DATA

B I T S	b <sub>8</sub> b <sub>7</sub> b <sub>6</sub> b <sub>5</sub>	b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub>	column	0 1 2 2a 3 3a 4 5 6 6a 7 7a 8 9 10 11 12 13 14 15																	
				0	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	10	11	12	13
0	0	0	0	alpha- numerics black	graphics black			0	é	P	Ù	ü	p	£	ï		0	\$	\$	Æ	Á
0	0	0	1	alpha- numerics red	graphics red	!		1	A	Q	a	q	€	é	!	1	#	ç	#	Á	
0	0	1	0	alpha- numerics green	graphics green	”		2	B	R	b	r	@	à	”	2	§	i	É	È	
0	0	1	1	alpha- numerics yellow	graphics yellow	£		3	C	S	c	s	←	è	ò	3	À	á	Ä	Í	
0	1	0	0	alpha- numerics blue	graphics blue	\$		4	D	T	d	t	½	è	ì	4	Ö	é	Ö	Ï	
0	1	0	1	alpha- numerics magenta	graphics magenta	%		5	E	U	e	u	→	ù	%	5	Ü	í	Á	Ó	
0	1	1	0	alpha- numerics cyan	graphics cyan	&		6	F	V	f	v	↑	ï	&	6	^	ó	Ü	Ò	
0	1	1	1	alpha- numerics white	graphics white	'		7	G	W	g	w	#	#	'	7	—	ú	—	Ú	
1	0	0	0	flash	conceal display	(		8	H	X	h	x	—	è	(	8	°	ó	é	æ	
1	0	0	1	steady	contiguous graphics	)		9	I	Y	i	y	¼	à	)	9	ä	ü	ä	Æ	
1	0	1	0	end box	separated graphics	*		:	J	Z	j	z		ö	*	:	ö	ñ	ö	ö	
1	0	1	1	start box	ESC	+		;	K	°	k	à	¾	ú	+	;	ü	é	&	Ð	
1	1	0	0	normal height	black back- ground	,		<	L	ç	l	ò	÷	ç	,	<	ß	à	ü	ø	
1	1	0	1	double height	new back- ground	-		=	M	→	m	è	€	€	-	=	ä	Æ	ø	ø	
1	1	1	0	SO	hold graphics	.		>	N	↑	n	ì	€	€	.	>	ö	ö	ø	ø	
1	1	1	1	SI	release graphics	/		?	O	#	o	?	€	/	?	.	ç	N	P		

\* These control characters are reserved for compatibility with other data codes

\*\* These control characters are presumed before each row begins

7222650

Fig. 7 SAA9041A West European character set.

LANGUAGE	PHCB (1)			CHARACTER POSITION ( COLUMN/ROW)												
	C12	C13	C14	2/3	2/4	4/0	5/11	5/12	5/13	5/14	5/15	6/0	7/11	7/12	7/13	7/14
ENGLISH	0	0	0	£	\$	@	←	½	→	↑	#	—	¼		¾	÷
GERMAN	0	0	1	#	\$	§	Ä	Ö	Ü	^	□	°	ä	ö	ü	ß
SWEDISH	0	1	0	#	×	É	Ä	Ö	Å	Ü	□	é	ä	ö	å	ü
ITALIAN	0	1	1	£	\$	é	°	ç	→	↑	#	ù	à	ò	é	ì
FRENCH	1	0	0	é	ï	à	è	ë	ù	î	#	è	à	ò	ù	ç
SPANISH	1	0	1	ç	\$	í	á	é	í	ó	ú	¿	ü	ñ	è	à

7222659.1

(1) Where PHCB are the page Header Control Bits. Other combinations of PHCB default to English.

Fig. 8 SAA9041A West European national option sets.



DEVELOPMENT DATA

APPLICATION INFORMATION




Fig. 9 SAA9041 application in analogue TV.

APPLICATION INFORMATION (continued)




Fig. 10 SAA9041 application in digital TV.



## DIGITAL MULTISTANDARD TV DECODER

### GENERAL DESCRIPTION

The SAA9050 digital multistandard decoder (DMSD) performs demodulation and decoding of all quadrature modulated colour TV standards, and contains luminance and part-synchronization processing for all TV standards.

### Features

- Luminance signal processing for all TV standards (PAL, NTSC, SECAM, B/W)
- Horizontal and vertical sync detection for all standards (525/625 lines)
- Chrominance signal processing for all quadrature amplitude modulated colour-carrier signals (PAL-B, G, H, I, M, N; NTSC-M)
- Requires only one crystal (24.576 MHz), which may also be used for audio processing
- Functions, settings and adjustments programmable under software control via the I<sup>2</sup>C-bus
- User-programmable aperture correction (horizontal peaking)
- Compatible with memory-based features (line-locked clock)
- Parallel (nibble) output format selectable (Y/U6, U5, V6, V5; U4, U3, V4, V3; U2, U1, V2, V1; U0, CS, V0, X)
- SECAM interface
- Cross-colour reduction by chrominance comb-filtering (NTSC)
- Comb-filters adapt automatically to line frequency
- Internal overflow protection
- Selectable chrominance amplitude control protection for non-standard signals
- Programmable horizontal position of the active video signal in each line
- Indirect I<sup>2</sup>C control capability to select input from one of four video sources
- Indirect I<sup>2</sup>C control capability for automatic flesh-tone correction
- Wide range hue control
- Internal coincidence detection

### PACKAGE OUTLINE

40-lead DIL; plastic with internal heat spreader (SOT129).




Fig. 1a Block diagram; continued in Fig. 1b.

DEVELOPMENT DATA




Fig.1b Block diagram; continued from Fig.1a.

PINNING




Fig.2 Pinning diagram.

- |        |                 |  |
|--------|-----------------|--|
| 1      | SDA             | I <sup>2</sup> C-bus serial data input/output  |
| 2      | SCL             | I <sup>2</sup> C-bus serial clock input  |
| 3      | $\overline{BL}$ | Blanking output to indicate the active video and line blanking periods. Active LOW   |
| 4      | D6(MSB)         | Luminance (Y) outputs, luminance is unipolar. The transmission is synchronized externally by $\overline{BL}$ . The delay from CVBS input to D0-D6 output is 55 LL3 clocks in multiplexed format, and 58 LL3 clocks in semi-parallel format. Luminance only is transmitted when LL3 = 13.5 MHz. |
| 5      | D5              |  |
| 6      | D4              |  |
| 7      | D3              |  |
| 8      | D2              |  |
| 9      | D1              |  |
| 12     | D0(LSB)         |  |
| 10; 31 | V <sub>SS</sub> | Ground (0 V)   |
| 11; 30 | V <sub>DD</sub> | Positive supply voltage (+5 V)   |

13	UV3	PAL or NTSC colour difference signal output. In the input mode, CS
14	UV2	(colour-SECAM) signals are received from the SECAM decoder. U and V
15	UV1	signals are transmitted at 13.5 MHz. Output data format is two's
16	UV0	complement with positive polarity
17	LL3	13.5 MHz line-locked clock
18	SS0	Source select output signals, set via the I <sup>2</sup> C-bus to control the input switch
19	SS1	(e.g. TDA9045)
20	AFCC	Automatic flesh-tone correction control activated via the I <sup>2</sup> C-bus to control the
		colour track circuit of NTSC systems
21	TEST	Test input, when HIGH enables the scan-test mode
22	$\overline{\text{RES}}$	Reset input, active LOW, causes control registers 1 and 2 to be reset during the
		reset phase. The minimum LOW period of $\overline{\text{RES}}$ is 120 LL3 clocks
23	LL3	13.5 MHz line-locked system clock
24	CVBS0(LSB)	
25	CVBS1	
26	CVBS2	Digitized composite video, blanking and synchronization signal containing
27	CVBS3	luminance, chrominance and all synchronization information.
28	CVBS4	Two's complement format
29	CVBS5	
32	CVBS6(MSB)	
33	HC	Horizontal clamping signal that indicates the black-level position before
		analogue-to-digital conversion. The start and stop time is programmable via
		the I <sup>2</sup> C-bus in the range of $-9.4$ to $+9.5 \mu\text{s}$ in steps of 74 ns
34	HSY	Horizontal synchronization signal that indicates the sync pulse position before
		analogue-to-digital conversion. The start and stop time is programmable via
		the I <sup>2</sup> C-bus in the range of $-14.2$ to $+4.7 \mu\text{s}$ in steps of 74 ns
35	VS	Vertical synchronization output that indicates the vertical position of the
		picture for 50 or 60 Hz field frequency
36	HS	Horizontal synchronization pulse output. Duration = 16 LL3 clocks.
		Synchronizes the horizontal position of the active video signal in each line and
		is programmable via the I <sup>2</sup> C-bus in the range of $-32$ to $+32 \mu\text{s}$ in steps of
		300 ns
37	XCL2	Clock output at half the crystal clock frequency (12.288 MHz). In phase with
		XTAL (pin 38)
38	XTAL	Crystal input/output. Input to the internal clock generator (from an external
		oscillator, when used), or output of the inverting amplifier to an external
		crystal (24.576 MHz)
39	XTALI	Input to the inverting amplifier from the external crystal (24.576 MHz);
		connected to ground when an external oscillator is used
40	LFCO	Line frequency control. Analogue output representing a multiple of the line
		frequency (6.75 MHz) with a 4-bit resolution, the phase of which is compared
		with the system clock by the clock generator circuit (SAA9057)

**FUNCTIONAL DESCRIPTION** (Fig.1)

The DMSD performs demodulation and decoding for PAL-B, G, H, I, M, N, NTSC-M TV standards and contains luminance and parts of the synchronization processing for all PAL, NTSC and SECAM TV standards. All of the controllable functions of the DMSD, user controls as well as factory adjustments, are accessed via the two-line, bidirectional I<sup>2</sup>C-bus, so enhancing the adaptability of the digital TV concept.

Operation is based on a line-locked sampling frequency of 13.5 MHz, making the system fully adaptable to all line frequencies and requiring only one crystal for all TV standards.

**Output formats** (Fig.3)

The Y and U, V signals are transmitted separately, the Y signals in a data stream of 13.5 MHz from D0-D6 and the U, V signals in a nibble format from UVO to UV3. The SECAM-decoder option also uses this clock mode.

**Processing**

The digital CVBS input is separated into its luminance (VBS) and chrominance (CG) parts by chrominance trap and chrominance bandpass circuits, which can be switched by the standard identification signals (PN/YPN) according to the detected PN centre frequency (3.58 or 4.43 MHz). The range of binary values for input/output signals are shown in Fig.4.

The separated luminance signal (VBS) is passed to an aperture-correction circuit that has programmable horizontal peaking. The corrected signal (VAS) is then matched to the full-scale of the appropriate word-width and limited to prevent overflow. The signal (now VLD) undergoes delay compensation to equalize the delays of the luminance and chrominance channels. Differences of delay compensation requirements in PAL and NTSC modes are catered for when switching is performed by the standard identification signal (PN).

In the chrominance channel, the amplitude of the chrominance signal (CG) is controlled to give a signal with constant burst amplitude (CQ). The control signal (AG) for gain-control is derived in the amplitude and colour-killer detection circuit. If there is a non-standard ratio between burst and chrominance amplitudes (−17% in the NTSC mode), an automatic colour-levelling circuit takes the function of amplitude detection to ensure correct chrominance amplitude and to avoid overflow and limiter defects.

Demodulation of the square-modulated chrominance signal (CQ) is performed by the quadrature demodulator which gives the baseband colour difference signals (LCU and LCV). The comb-filter stage then separates remaining luminance components from these signals and (for PAL) corrects their phase to give the signals CCU and CCV. The number of delay elements required in the comb-filter is minimized by the use of a reduced, blanked, line-locked clock. The comb-filter structure is changeable under the control of the standard-identification signal (ALT).

The colour-killer, under the control of amplitude and colour-killer detection (AC1 and CD), removes incoming signals that do not comply with the chosen standard. The PAL switch restores the correct phasing of the V signal when in PAL mode.

Regeneration of the colour carrier frequency is achieved by the phase-locked-loop comprising quadrature modulator, low pass filter, burst gate, loop filter 1 and discrete time oscillator (DTO 1). The latter is controlled by standard identification signals (CCFR0, CCFR1) and a signal (HUE) that influences the demodulation phase of the chrominance signal.



In the synchronization circuit, prefilter synchronization is implemented to normalize sync slopes. A sync-slicer provides the detected sync pulses (SP) to the H, V processing and phase detector stages.

The H and V processing comprises part of a PLL circuit for the regeneration of the horizontal synchronization (HS) and an adaptive filter for the detection of vertical sync (VS), see Fig.5. The H, V processing also generates the coincidence signal (HLOCK) which controls the mute function, and a standard identification signal (FD) which identifies nominal 625 or 525 lines per picture.

The phase detectors that receive the SP signal, also part of the PLL, control the generation of the line-locked clock (PL). Loop filter 2, which has a changeable bandwidth controlled by the video recorder/TV time constant signal (VTR), generates two increment signals (INC1 and INC2) with different delays. INC2 is programmable via the increment-delay signal (IDEL). INC1 corrects the regenerated subcarrier frequency at DTO 1 and INC2 performs phase incrementing of DTO 2. The crystal clock generator provides a stable 24.576 MHz clock input to DTO 2 which in turn supplies the 4-bit DAC with a digital control signal of 432 or 429-times the line frequency. The analogue output (LFCO) from the DAC goes to the clock generator (SAA9057).

The output signals D0 to D6 can be multiplexed under the control of an internal blanking and format signal. It is a time-multiplex interface that also provides an external blanking and format signal ( $\overline{BL}$ ).

For real-time inputs to the DSMD, the line-locked clock LL3 is required as well as the digital CVBS signal (CVBS0 to CVBS6).

#### **PAL-B, G, H, I and NTSC detection**

The current version of the DSMD is unable to distinguish between the PAL-B, G, H, I and NTSC 4.4 standards, if the NTSC 4.4 standard is chosen. To overcome this problem in automatic standard routine it is necessary to:

- check the NTSC 4.4 standard before the PAL-B, G, H and I standards
- or
- cross check the PAL-B, G, H and I, if the NTSC 4.4 standard is detected.

**FUNCTIONAL DESCRIPTION** (continued)**I<sup>2</sup>C-bus interface**

The following control signals are received via the I<sup>2</sup>C-bus (SDA and SCL) and the I<sup>2</sup>C-bus interface:

- standard identification signals (CCFR0, CCFR1, ALT, FS, CE, YPN)
- time constant VTR/TV (VTR)
- hue control (HUE)
- delay programming of the horizontal signals (HS, HC, HSY)
- increment-delay (IDEL)
- aperture-correction control (H0, H1, H2)
- fixed clock generation command (HPLL)
- internal colour ON/OFF (CO)
- internal colour forced ON for test purposes (CI)
- sync output enable (OES)
- luminance output enable (OEY)
- chrominance output enable (OEC)
- source select signal (SS0, SS1)
- automatic flesh-tone control (AFCC)

Signals transmitted from the DMSD via the I<sup>2</sup>C-bus are:

- standard identification signals (FD, CS)
- colour-killer status signal (CD)
- coincidence information (HLOCK)
- selected output format indicator (OFS)
- power-on-reset of DMSD (PONRES)

**Time-multiplex interface** (Fig.6)

The UV0 to UV3 signals from the SECAM decoder are received in a 13.5 MHz data stream in the following format:

input signal	sample							
	0	1	2	3	0	1	2	3
UV3						repeating		
UV2	U5	U3	U1	CS		repeating		
UV1						repeating		
UV0						repeating		

The signal CS is an information bit from the SECAM decoder:

CS = logic 0 indicates colour not detected in SECAM

CS = logic 1 indicates colour detected in SECAM

X = don't care

This bit is latched in the DMSD. The CS bit is transmitted to control circuits via the I<sup>2</sup>C-bus.

Commands that control the outputs of the time-multiplex interface are OES, OEY, OEC, CO and CI which are received via the I<sup>2</sup>C-bus, and CD which is detected in the DMSD. The start condition of OES, OEY, OEC, CO and CI after initialization is always zero. The outputs are controlled as follows:


OES	OEY	OEC	outputs	output status
0 1	X X	X X	HS and VS	HIGH-impedance OFF-state active
X X	0 1	X X	D0 to D6 and $\overline{BL}$	HIGH-impedance OFF-state active
X X	X X	0 1	UV0 to UV3	HIGH-impedance OFF-state active

CO	CI	CD	outputs	output status
0	X	X	UV0 to UV3	colour OFF (zero)
1 1	0 0	0 1		colour OFF } controlled colour ON } by CD
1	1	X		colour forced ON

X = don't care.


DEVELOPMENT DATA

FUNCTIONAL DESCRIPTION (continued)




7Z81093.4

Fig.3 Correlation of signals: (a) serial mode; (b) parallel (nibble) mode when  $LL3 = 13.5$  MHz; (c) serial mode in which SECAM chrominance signals (received via UV0 to UV3 from a SECAM decoder) are combined with DMSD luminance signals.




(a) CVBS0 to CVBS6 input range with 75% colour bar.




(b) Y output range.

DEVELOPMENT DATA



(c) U output range (B-Y).

7Z81084



(d) V output range (R-Y).

Fig.4 Diagram showing input/output range of the DMSD (levels are given in binary values).

FUNCTIONAL DESCRIPTION (continued)




Fig.5 Vertical sync (VS): time  $t_a$  is approximately  $24 \mu s$ ; time  $t_b = 64 \mu s$  (the minimum vertical sync pulse length is  $75 \mu s$ ).

DEVELOPMENT DATA




Fig.6 Schematic diagram of control signals at the time-multiplex interface and output stages.

**SLAVE RECEIVER ORGANIZATION**

**Slave address and receiver format**

Slave address for the digital multistandard decoder is:




Fig.7 Slave receiver format.

7Z81086

**Subaddress byte and data byte formats**

register function	sub address	data byte							
		D7	D6	D5	D4	D3	D2	D1	D0
Increment delay IDEL	00	A07	A06	A05	A04	A03	A02	A01	A00
Horizontal sync									
HSY start time	01	A17	A16	A15	A14	A13	A12	A11	A10
HSY stop time	02	A27	A26	A25	A24	A23	A22	A21	A20
Horizontal clamp									
HC start time	03	A37	A36	A35	A34	A33	A32	A31	A30
HC stop time	04	A47	A46	A45	A44	A43	A42	A41	A40
Horizontal sync after PHI1									
HS start time	05	A57	A56	A55	A54	A53	A52	A51	A50
Horizontal peaking	06	X	X	X	X	X	H2	H1	H0
Hue control	07	A77	A76	A75	A74	A73	A72	A71	A70
Control 1	08	HPLL	FS	VTR	CO	ALT	YPN	CCFR1	CCFR0
Control 2	09	OES	OEY	OEC	CE	CI	AFCC	SS1	SS0
Reserved	0A to 0F	X	X	X	X	X	X	X	X

**Notes**

The subaddress is automatically incremented. This enables quick initialization by the I<sup>2</sup>C-bus controller within one transmission.

All eight bits of the subaddress have to be decoded by the device.

The subaddresses shown are acknowledged by the device. Subaddresses 10 to 1F (reserved for the SECAM decoder SAA9055) are not acknowledged. The subaddress counter wraps-around from 1F to 00. Subaddresses 20 to FF are not allowed.

X = don't care.

After power-on-reset the control registers 1 and 2 (subaddresses 08 and 09) are set to logic 0, all other registers are undefined.

The least significant bit of an analogue control or alignment register is defined as AX0.



**Increment delay control IDEL** (application dependent)

decimal multiplier	delay time (step size = 2/13.5 MHz = 148 ns)	control bits*							
		A07	A06	A05	A04	A03	A02	A01	A00
-1 to -110	-148 ns (min. value)	1	1	1	1	1	1	1	1
	-16.3 μs (outside available range)	1	0	0	1	0	0	1	0
-111 to -214	-16.44 μs	1	0	0	1	0	0	0	1
	-3.17 μs (max. value if FS = logic 1)	0	0	1	0	1	0	1	0
-215  -216	-31.85 μs (outside central counter if FS = logic 1)**	0	0	1	0	1	0	0	1
	-32 μs (max. value if FS = logic 0)	0	0	1	0	1	0	0	0
-217  to -256	-32.148 μs (outside central counter if FS = logic 0)**	0	0	1	0	0	1	1	1
	-37.9 μs (outside central counter)**	0	0	0	0	0	0	0	0

DEVELOPMENT DATA

\* A sign bit, designated A08 and internally set to HIGH, indicates values are always negative.

\*\* The horizontal PLL does not function in this condition: the system clock frequency is set to a value fixed by the last update and is within ± 7.1% of the nominal frequency.

**Horizontal sync HSY start time** (application dependent)

decimal multiplier	delay time (step size = 1/13.5 MHz = 74 ns)	control bits							
		A17	A16	A15	A14	A13	A12	A11	A10
+ 191  to + 1	-14.2 μs (max. negative value)	1	0	1	1	1	1	1	1
	-0.074 μs	0	0	0	0	0	0	0	1
0	0 μs reference point	0	0	0	0	0	0	0	0
-1 to -64	+ 0.074 μs	1	1	1	1	1	1	1	1
	+ 4.7 μs (max. positive value)	1	1	0	0	0	0	0	0

**SLAVE RECEIVER ORGANIZATION** (continued)**Horizontal sync HSY stop time** (application dependent)

decimal multiplier	delay time (step size = 1/13.5 MHz = 74 ns)	control bits							
		A27	A26	A25	A24	A23	A22	A21	A20
+ 191	-14.2 $\mu$ s (max. negative value)	1	0	1	1	1	1	1	1
to + 1	-0.074 $\mu$ s	0	0	0	0	0	0	0	1
0	0 $\mu$ s reference point	0	0	0	0	0	0	0	0
-1	+ 0.074 $\mu$ s	1	1	1	1	1	1	1	1
to -64	+ 4.7 $\mu$ s (max. positive value)	1	1	0	0	0	0	0	0

**Horizontal clamp HC start time** (application dependent)

decimal multiplier	delay time (step size = 1/13.5 MHz = 74 ns)	control bits							
		A37	A36	A35	A34	A33	A32	A31	A30
+ 127	-9.4 $\mu$ s (max. negative value)	0	1	1	1	1	1	1	1
to + 1	-0.074 $\mu$ s	0	0	0	0	0	0	0	1
0	0 $\mu$ s reference point	0	0	0	0	0	0	0	0
-1	+ 0.074 $\mu$ s	1	1	1	1	1	1	1	1
to -128	+ 9.5 $\mu$ s (max. positive value)	1	0	0	0	0	0	0	0

**Horizontal clamp HC stop time** (application dependent)

decimal multiplier	delay time (step size = 1/13.5 MHz = 74 ns)	control bits							
		A47	A46	A45	A44	A43	A42	A41	A40
+ 127	-9.4 $\mu$ s (max. negative value)	0	1	1	1	1	1	1	1
to + 1	-0.074 $\mu$ s	0	0	0	0	0	0	0	1
0	0 $\mu$ s reference point	0	0	0	0	0	0	0	0
-1	+ 0.074 $\mu$ s	1	1	1	1	1	1	1	1
to -128	+ 9.5 $\mu$ s (max. positive value)	1	0	0	0	0	0	0	0

**Horizontal sync after PHI1 HS start time** (application dependent)

50 Hz; 625-line mode and FS = logic

decimal multiplier	delay time (step size = 4/13.5 MHz = 296 ns)	control bits							
		A57	A56	A55	A54	A53	A52	A51	A50
+ 127 to + 109	forbidden; outside available central counter range	0	1	1	1	1	1	1	1
		0	1	1	0	1	1	0	1
+ 108 to + 1	-32 $\mu$ s (max. neg. value) -0.296 $\mu$ s	0	1	1	0	1	1	0	0
		0	0	0	0	0	0	0	1
0	0 $\mu$ s reference point	0	0	0	0	0	0	0	0
-1 to -107	+ 0.296 $\mu$ s + 31.7 $\mu$ s (max. pos. value)	1	1	1	1	1	1	1	1
		1	0	0	1	0	1	0	1
-108 to -128	forbidden; outside available central counter range	1	0	0	1	0	1	0	0
		1	0	0	0	0	0	0	0

60 Hz; 525-line mode and FS = logic

decimal multiplier	delay time (step size = 4/13.5 MHz = 296 ns)	control bits							
		A57	A56	A55	A54	A53	A52	A51	A50
+ 127 to + 107	forbidden; outside available central counter range	0	1	1	1	1	1	1	1
		0	1	1	0	1	0	1	1
+ 106 to + 1	-31.8 $\mu$ s (mag. neg. value) -0.294 $\mu$ s	0	1	1	0	1	1	0	0
		0	0	0	0	0	0	0	1
0	0 $\mu$ s reference point	0	0	0	0	0	0	0	0
-1 to -107	+ 0.294 $\mu$ s + 31.5 $\mu$ s (max. pos. value)	1	1	1	1	1	1	1	1
		1	0	0	1	0	1	0	1
-108 to -128	forbidden; outside available central counter range	1	0	0	1	0	1	0	0
		1	0	0	0	0	0	0	0

DEVELOPMENT DATA

**SLAVE RECEIVER ORGANIZATION** (continued)

Horizontal peaking H2, H1, H0, PN (user dependent) (see Fig.13)

aperture factor (af)	control bits			
	H2	H1	H0	YPN
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	0
7	1	1	1	0
0	0	0	0	1
1	0	0	1	1
2	0	1	0	1
3	0	1	1	1
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1

**Chrominance trap select** (system mode dependent)

YPN	chrominance trap
0	4.43 MHz
1	3.58 MHz

**Hue phase** (user dependent)

hue phase	control bits							
	A77	A76	A75	A74	A73	A72	A71	A70
+ 178.6 deg to 0 deg	1	1	1	1	1	1	1	1
to -180 deg	1	0	0	0	0	0	0	0
	0	0	0	0	0	0	0	0

Step size per least-significant bit (A70) = 1.4 deg.

Reference point for positive colour difference signals = 0 deg.

The hue phase may be shifted  $\pm 180$  deg from the reference point using bit A77, the colour difference signals are then switched from normal positive to negative polarity.

**Horizontal clock PLL** (application dependent)

function	HPLL control bit
horizontal clock PLL open, horizontal frequency fixed	1
horizontal clock PLL closed	0

**Field frequency select** (system mode dependent)

function	FS control bit
60 Hz; 525-line mode	1
50 Hz; 625-line mode	0

**VTR/TV mode select** (system mode dependent)

function	VTR control bit
VTR mode	1
TV mode	0

DEVELOPMENT DATA

**SLAVE RECEIVER ORGANIZATION** (continued)

**Colour-on control** (system mode dependent)

function	CO control bit
colour ON	1
colour OFF (all colour output samples zero)	0

**Alternate/non-alternate mode** (system mode dependent)

function	ALT control bit
alternate mode (PAL)	1
non-alternate mode (NTSC)	0

**Colour carrier frequency control** (system mode dependent)

colour carrier frequency	control bits	
	CCFR1	CCFR0
4 433 618.75 Hz (PAL-B, G, H, I; NTSC-4.43)	0	0
3 575 611.49 Hz (PAL-M)	0	1
3 582 056.25 Hz (PAL-N)	1	0
3 579 545 Hz (NTSC-M)	1	1

**Colour decoding table**

colour standard	control bits								
	FS			ALT		CCFR1			CCFR0
PAL-B, G, H, I	0			1		0			0
NTSC-4.43; 50 Hz	0			0		0			0
NTSC-4.43; 60 Hz	1			0		0			0
PAL-M	HPLL	1	VTR	CO	1	YPN	0	1	1
PAL-N	0			1		1			0
NTSC-M	1			0		1			1

**Sync output enable** (system mode dependent)

function	control bit OES
outputs HS and VS active	1
outputs HS and VS HIGH-Z	0

**Y output enable** (system mode dependent)

function	control bit OEY
outputs D0 to D6 and $\overline{BL}$ active	1
outputs D0 to D6 and $\overline{BL}$ HIGH-Z	0

**Chrominance output enable** (system mode dependent)

function	control bit OEC
outputs UV0 to UV3 active; chrominance signal when CD = logic 1; zero signal when CD = logic 0	1
outputs UV0 to UV3 HIGH-Z	0

**External colour select** (system mode dependent)

function	control bit CE
select external colour channel; serial format via inputs UV0 to UV3	1
select internal colour channel	0

**Internal colour forced ON/OFF** (for test or service requirements only)

function	control bit CI
colour forced ON if CO = logic 1 (CD = X) colour OFF if CO = logic 0 (CD = X)	1
colour OFF if CO = logic 0 (CD = X) colour controlled by CD if CO = logic 1	0

X = don't care

**Automatic flesh-tone corrector (colour track)** (user dependent)

function	AFCC control bit
colour track ON	1
colour track OFF	0

**Source select** (system mode dependent)

function	control bits	
	SS1	SS0
select input CVBS0	0	0
select input CVBS1*	0	1
select input CVBS2	1	0
select input CVBS3	1	1

\* Not allowed when operating with TDA9045.

DEVELOPMENT DATA

**SLAVE TRANSMITTER ORGANIZATION**

**Slave transmitter format**




Fig.8 Slave transmitter format (a general call address is not acknowledged).


The format of data byte 1 is:

PONRES	HLOCK	OFS	FD	0	CD	CS	0
--------	-------	-----	----	---	----	----	---

**PONRES** Status bit for power-on-reset ( $\overline{RES}$ ) and after a power failure:  
 logic 1 after the first power-on-reset and after a power failure. Also set to logic 1 after a severe voltage dip that may have disturbed slave receiver data in the PAL/NTSC decoder (SAA9050). PONRES sets all data bits of control registers 1 and 2 to zero.  
 logic 0 after a successful read of the PAL/NTSC decoder status byte.

**HLOCK** Status bit for horizontal frequency lock (transmitter identification, stop or mute bit):  
 logic 1 if horizontal frequency is not locked (no transmitter available);  
 logic 0 if horizontal frequency is locked (transmitter received).

**OFS** Status bit for output format selection:  
 logic 1 when quasi-parallel format is selected:



X = don't care



- FD      Detected field frequency status bit:  
logic 1 when received signal has 60 Hz sync pulses;  
logic 0 when received signal has 50 Hz sync pulses.
  
- CD      PAL/NTSC colour-detected status bit:  
logic 1 when PAL/NTSC colour signal is detected;  
logic 0 when no PAL/NTSC colour signal is detected.
  
- CS      SECAM colour-detected status bit:  
logic 1 when SECAM colour signal is detected;  
logic 0 when no SECAM colour signal is detected.

DEVELOPMENT DATA

**PROGRAMMING IDEL, HSY, HC and HS**

These variables are programmed via data words on the I<sup>2</sup>C-bus. In the following examples decreasing numbers correspond to increasing time.

**IDEL (Fig.9)**


The IDEL data word compensates for the time delays in data processing between loop filter 2 and the quadrature demodulator and includes internal and external (system) signal paths. The internal path from loop filter 2 takes INC1 to the divider and DTO 1. This delay ( $t_{REF}$ ) corrects the relationship between the subcarrier frequency and the line frequency. The external path accounts for the following time delays:

- |             |   |                  |
|-------------|---|------------------|
| $t_{IDEL}$  | programmable delay time                                 | } in LL3 periods |
| $t_a$       | processing time of DTO 2 and the D-A converter          |                  |
| $t_b$       | chrominance bandpass and gain control stage delay times |                  |
| $t_{CGC}$   | clock generator circuit delay time                      |                  |
| $t_{ADC}$   | analogue-to-digital converter delay time                |                  |
| $t_{SRC}$   | sample-rate converter delay time                        |                  |
| $t_{SECAM}$ | SECAM colour decoder delay time                         |                  |

As the delays  $t_a$  and  $t_b$  are known constants,  $t_{IDEL}$  is programmed as follows:

$$t_{IDEL} = -115 - 0.5 (99 - t_{CGC} - t_{ADC} - t_{SRC}^* - t_{SECAM}^*)$$

Programming range: -115 to -214/-216.



7Z81088.1

Fig.9 Compensation of delay times by increment delay control IDEL.

\* When included in the application.

**PROGRAMMING IDEL, HSY, HC and HS (continued)****HSY (Fig.10)**

Referring to Fig.10 points (1), (2) and periods, a, b:

$$\text{HSY start time} = T_{(1)} - (2) + 42 - a \quad \text{LL3 clock periods}$$

$$\text{HSY stop time} = T_{(1)} - (2) + 42 - b \quad \text{LL3 clock periods}$$

Programming range of HSY start/stop time: + 191 to -64 LL3 clock periods.

**HC (Fig.10)**

Referring to Fig.10 points (1), (2) and periods c, d:

$$\text{HC start time} = T_{(1)} - (2) + 42 - c \quad \text{LL3 clock periods}$$

$$\text{HC stop time} = T_{(1)} - (2) + 42 - d \quad \text{LL3 clock periods}$$

Programming range of HC start/stop time: + 127 to -128 LL3 clock periods.

**HS (Fig.10)**

The reference positions of HS in PAL and NTSC modes are shown in Fig.10 at points (4) and (5) respectively. To move the HS pulse to the centre of blanking pulse  $\overline{BL}$  the following equation is used:


$$\text{HS (NTSC)} : \frac{- [\text{position of HS relative to point (3)} + 17 \text{ LL3}]}{4 \text{ LL3}}$$

$$\text{HS (PAL)} : \frac{- [\text{position of HS relative to point (3)} + 14 \text{ LL3}]}{4 \text{ LL3}}$$

In the example given in Fig.10:

$$\text{HS (NTSC)} : - [55 + 17] / 4 = -18 \text{ (decimal)} = 1110 \ 1110 \text{ (binary)}$$

$$\text{HS (PAL)} : - [62 + 14] / 4 = -19 \text{ (decimal)} = 1110 \ 1101 \text{ (binary)}$$



7281095.3

Fig. 10 Signal correlation.

**Notes to Fig.10**

————— represents PAL signals

- - - - - represents NTSC signals (showing tolerance of active video)

HSY and HC inputs are referenced to the analogue input CVBS (1)

$\overline{BL}$  and HS outputs are referenced to the digital input CVBS (2) or to the DMSD output (3).

Waveform timing is indicated in numbers (n) of LL3 cycles ( $n \times 1/f_{LL3}$ ), where  $n = 1$  for HSY, HC, CVBS input to DMSD and  $\overline{BL}$ , and  $n = 4$  for HS.

DEVELOPMENT DATA


**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	-0.5	+ 7.0	V
Input voltage range		$V_I$	-0.5	+ 7.0	V
Output voltage range	$I_{O\ max} = 20\ mA$	$V_O$	-0.5	+ 7.0	V
Maximum power dissipation per package		$P_{tot}$	-	*	W
Operating ambient temperature range		$T_{amb}$	0	+ 75	°C
Storage temperature range		$T_{stg}$	-65	+ 150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

\* Value to be fixed.

## CHARACTERISTICS

 $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}; T_{amb} = 0 \text{ to } +70 \text{ }^{\circ}\text{C};$  unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supplies</b>						
Supply voltage		$V_{DD}$	4.5	—	5.5	V
Supply current	note 1	$I_{DD}$	—	350	450	mA
<b>Inputs</b>						
Input voltage LOW pins 13 to 17, 21 to 29, 32 and 38 pins 1 and 2		$V_{IL}$	-0.5	—	+0.8	V
		$V_{IL}$	-0.5	—	+1.5	V
Input voltage HIGH pins 13 to 16, 21, 22, 24 to 29 and 32 pins 1, 2 and 38 pins 17 and 23		$V_{IH}$	2.0	—	$V_{DD}$	V
		$V_{IH}$	3.0	—	$V_{DD}$	V
		$V_{IH}$	2.4	—	$V_{DD}$	V
Input leakage current pins 1, 2, 13 to 17, 21 to 29 and 32		$I_{LI}$	—	—	10	$\mu\text{A}$
Input capacitance pins 13 to 16, 24 to 29 and 32		$C_I$	—	—	5	pF
pin 17		$C_I$	—	—	15	pF
pin 23		$C_I$	—	—	30	pF
pin 39		$C_I$	8	—	—	pF
pins 1, 2, 21, 22 and 38		$C_I$	—	—	7.5	pF
<b>Outputs</b>						
Output capacitance pins 4 to 9 and 12		$C_O$	—	—	7.5	pF
Output voltage LOW pins 3 to 9, 12 to 16, 18 to 20 and 33 to 37	$I_{OL} = 2 \text{ mA}$	$V_{OL}$	0	—	0.6	V
pin 1	$I_{OL} = 5 \text{ mA}$	$V_{OL}$	0	—	0.45	V
Output voltage HIGH pins 1, 3 to 9, 12 to 16, 18 to 20 and 33 to 37	$-I_{OH} = 0.5 \text{ mA}$	$V_{OH}$	2.2	—	$V_{DD}$	V
Output leakage current pins 3 to 9, 12 to 16, 35 and 36	note 2	$I_{LO}$	—	—	10	$\mu\text{A}$
LFCO output voltage (peak-to-peak value)	note 3					
	$R_L \geq 10 \text{ k}\Omega;$ $C_L < 15 \text{ pF}$	$V_{O(p-p)}$	1	—	—	V
	$R_L \geq 1 \text{ k}\Omega;$ $C_L < 15 \text{ pF}$	$V_{O(p-p)}$	0.5	—	—	V

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Timing (Fig.11)</b>						
LL3 cycle time	note 4	$T_{C3}$	69	—	80	ns
LL3 duty factor	$T_{C3H}/T_{C3}$	d	43	—	57	%
LL3 rise and fall times	note 5	$t_r, t_f$	—	—	6	ns
Input set-up time		$t_{SU}$	12	—	—	ns
Input hold time		$t_{IH}$	5	—	—	ns
Output hold time	$C_L = 7.5$ to 25 pF	$t_{OH}$	3	—	—	ns
$\overline{BL}$ output (pin 3)						
Output hold time		$t_{OH}$	9	—	—	ns
Output delay time	$C_L = 7.5$ to 25 pF	$t_d$	—	—	50	ns
HC, HSY (pins 33, 34)						
Output delay time	$C_L = 25$ pF; $V_{OH} = 2.6$ V	$t_d$	—	—	80	ns
<b>Crystal oscillator (Fig.12)</b>						
Nominal frequency (third harmonic)		$f_n$	—	24.576	—	MHz
Permissible deviation from nominal frequency (adjustment tolerance)		$\Delta f/f_n$	-50	—	+ 50	$10^{-6}$
Temperature deviation		$\Delta f/f_n$	-20	—	+ 20	$10^{-6}$
Crystal temperature range		$T_{XTAL}$	0	—	+ 70	$^{\circ}C$
Load capacitance		$C_L$	8	—	—	pF
Resonance resistance		$R_r$	—	40	—	$\Omega$
Motional inductance		$L_1$	—	*	—	mH
Motional capacitance		$C_1$	—	1.5 $\pm 20\%$	—	fF
Parallel capacitance		$C_0$	—	3.5 $\pm 20\%$	—	pF

## Notes to the characteristics

1. Supply current measured at  $f_n$ , inputs LOW and outputs unconnected.
2. Output leakage current measured with outputs in HIGH impedance state.
3. LIFCO output voltage measured with pin 40 AC coupled and a 4-bit triangular waveform clocked at 24.576 MHz.
4. For minimum and maximum cycle times  $\Delta f = \pm 7.1\%$  of typical frequency value.
5. Difference between  $t_r$  and  $t_f$  of LL3 must be less than 1 ns; rising and falling edge are assumed to be smooth due to low pass filtering.

\* Value to be fixed.



DEVELOPMENT DATA




Fig.11 Timing diagram.






Fig.12 Oscillator circuit requirements: (a) with quartz crystal; (b) with external clock.



Aperture factor selection:

af	H2	H1	H0
0	0	0	0
----- through to -----			
7	1	1	1

Fig.13 Horizontal peaking aperture factors (af): (a) YPN = logic 0 (colour subcarrier = 4.43 MHz); (b) YPN = logic 1 (colour subcarrier = 3.58 MHz).



## DIGITAL SECAM DECODER (DSD)

### GENERAL DESCRIPTION

The SAA9055 is designed to provide colour difference signals for a digital TV signal processing system.

#### Features

- Phase-linear chrominance bandpass filter for cross-colour improvement
- Programmable filter characteristics for optimum adaption for different IF stages
- Recursive "Cloche" (Bell) filter
- Zero-crossing detection, FM demodulator with high AM rejection
- One demodulator for both carrier frequencies
- Base-band signal adjustment in gain and offset
- De-emphasis with recursive filter structure
- Line delay and cross-over switch for colour difference signals
- Output multiplexer for the UV format of the Digital Multistandard Secam Decoder
- Standard identification circuit with programmable sensitivity
- Programmable delay for the composite video blanking signal
- Address selection for I<sup>2</sup>C-bus:
  - SAA9055P/8A = address 8A (HEX)
  - SAA9055P/8E = address 8E (HEX)

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT117).





Fig. 1 Block diagram.

PINNING

DEVELOPMENT DATA



- 1 SDA I<sup>2</sup>C-bus serial data input, receive only, no data is transmitted from the DSD
- 2  $\overline{BL}$  This signal from the digital multistandard decoder indicates the active video and line blanking period
- 3 DCVBS6 Delayed composite video, blanking and synchronization output
- 4 DCVBS5 As pin 3
- 5 DCVBS4 As pin 3
- 6 VSS Ground
- 7 VDD + 5 V supply
- 8 DCVBS3 As pin 3
- 9 DCVBS2 As pin 3
- 10 DCVBS1 As pin 3
- 11 DCVBS0 As pin 3
- 12 UV3 UV colour difference signals, via this port the decoded colour difference signals are transmitted to the DMSD in a mixed parallel/serial format. Additionally the status flag CS (colour in SECAM detected) is encoded in the UV data stream. The output drivers can be set to high impedance (3-state) via the I<sup>2</sup>C-bus.
- 13 UV2 As pin 12
- 14 UV1 As pin 12
- 15 UV0 As pin 12
- 16 LL3 LL3 is the line-locked system clock at 13.5 MHz
- 17  $\overline{RES}$  The reset signal (active LOW) disables the UV buffers
- 18 CVBS0 Composite video, blanking and synchronization (LSB) input
- 19 CVBS1 As pin 18
- 20 CVBS2 As pin 18
- 21 CVBS3 As pin 18
- 22 VDD As pin 7
- 23 VSS As pin 6
- 24 CVBS4 Composite video, blanking and synchronization
- 25 CVBS5 As pin 24
- 26 CVBS6 As pin 24 (MSB)
- 27 TEST This signal (active HIGH) enables the scan test mode
- 28 SCL I<sup>2</sup>C-bus serial clock input

Fig. 2 Pinning diagram.

## FUNCTIONAL DESCRIPTION

The Digital Secam Decoder (DSD) forms an integral part of a digital TV signal processing system. The system incorporates a Video Processor and Input Selector (TDA9045), an A/D Converter (PNA7509), a Sample Rate Converter (SAA9058), a Digital Multi-Standard Decoder (SAA9050) or a Digital Multi-Standard Decoder with separate chrominance and luminance input (SAA9051), a Digital Deflection Controller (SAA9062/3/4)\*, a Clock Generator Circuit (SAA9057), a Video Processor with DACs (SAA9060), a Colour Transient Improvement Circuit (TDA4565), a Video Control Combination Circuit (TDA4580), and an Octuple 6-bit DAC and a Feature Box. Figure 9 illustrates the timing of the input and output signals relative to the input clock (LL3).

The DMSD decodes and demodulates the colour information from all TV standards which employ a quadrature modulated colour carrier. The DMSD also processes the luminance and synchronization signals and generates auxiliary signals.

The DSD separates the colour information which it demodulates and decodes to provide the colour difference signals. These signals are subsequently encoded to produce a serial/parallel data stream at the UV output. Figure 4 illustrates the formatting and timing of the UV output port. Because SECAM colour processing takes longer than PAL/NTSC processing the CVBS signal for the DMSD is delayed in the DSD. The length of delay can be programmed via the I<sup>2</sup>C-bus to adapt the signal for the different design realizations of the DMSD. The possible range of variations is between 0 and 31 clock periods of LL3. The minimum delay is 55 periods of LL3.

The chrominance bandpass filter for separating the frequency modulated colour carrier consists of several phase-linear FIR filters which improve the cross-colour behaviour. The non-linear phase (Bell) filter has a recursive structure (IIR filter). Figure 3 illustrates the frequency response of the chrominance band-pass filter and Bell filter. One of the FIR filters can be programmed via the I<sup>2</sup>C-bus to provide optimal adaption for the various IF stages. Different responses can be selected by means of a 7-bit control word. Figure 8 illustrates some examples of frequency responses of the programmable adaptive filter.

Only one FM demodulator is used to demodulate the chrominance signal; this accommodates both carrier frequencies regardless of the centre frequency. It is a zero-crossing demodulator with a real time divider which is a pipeline structure. After demodulation the baseband signal is adjusted, line sequentially, to the appropriate colour difference signal. During the clamping period, the demodulated reference carrier is compared with the previous reference signal by the line identification circuit. The identification circuit compares the phase of the two demodulated burst signals and, if the phase relationship is incorrect for several lines (not SECAM), the CS flag (colour in SECAM) will be reset.

The baseband filter consists of a linear phase low-pass filter together with a de-emphasis filter with a recursive structure. Figure 5 illustrates the frequency response of the de-emphasis and band-pass filters for the colour difference signals. After filtering, the sample rate is reduced to a quarter (LL12 = 3.375 MHz). The word length is truncated to seven bits. The resultant signal is delayed by one line period ( $64 \mu\text{s} = 216$  clock periods of 3.375 MHz). The signals, delayed and non-delayed, can be switched either directly or cross-wise to two different outputs which correspond to the colour difference signals.

The cross-over switch is controlled by the line identification circuit. At the end of the chrominance path an output formatter transforms the 14 bits ( $2 \times 7$  bits clocked by 3.375 MHz) to a 4-bit wide channel which is clocked by 13.5 MHz (LL3). The bits are separated into odd and even and then serialized.

\* The digital TV signal processing system has the option of using one of three Digital Deflection Controllers (SAA9062/3/4). The choice of DDC is dependent on the format of the CRT and the line/field frequency.

The format for the UV output is the same as that of the UV I/O port in the DSMD (SAA9050/51). The timing multiplexer is controlled by the external signal BL from the DSMD. Signal BL is also used as a line-locked synchronization signal to generate several internal burst gate pulses. Figure 6 illustrates the timing relationship between the line-reference signal (BL) and the composite video signal.

The CS flag is transmitted via the chrominance data-stream because the DSD has no I<sup>2</sup>C-bus transmitter. If no SECAM colour is detected the UV port will be set to zero. After reset the UV lines will be set to high impedance (3-state) and the DSD must be re-initialized via the I<sup>2</sup>C-bus to enable further operation.

DEVELOPMENT DATA




Fig. 3 Frequency response of chrominance bandpass and Bell filter.




Fig. 4 Format and timing of the UV output port.



DEVELOPMENT DATA




Fig. 5 Frequency response of the de-emphasis and base-band filter for the colour difference signals.




Fig. 6 Timing relationship between the line-reference signal ( $\overline{BL}$ ) and the composite video signal.

I<sup>2</sup>C-BUS PROTOCOL

Slave receiver organization

The slave addresses for the digital SECAM decoder are shown in Figure 7. The slave address is selected by bonding and is marked on the package.




Fig. 7 Slave receiver format.

DEVELOPMENT DATA

Table 1 Subaddress definition

register function	subaddress (HEX)	D7 (MSB)	D6	D5	D4	D3	D2	D1	D0 (LSB)
CVBS delay time	10	MA1	MA0	X	DT4	DT3	DT2	DT1	DT0
Main counter start address (MA9..... MA0)	11	MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2
Burst gate begin	12	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0
Burst gate end	13	BE7	BE6	BE5	BE4	BE3	BE2	BE1	BE0
Standard recognition sensitivity	14	R7	R6	R5	R4	R3	R2	R1	R0
Programmable adaptive filter	15	X	P6	P5	P4	P3	P2	P1	P0
Control register	16	X	X	X	X	X	C2	C1	C0
Reserved	17-1F	X	X	X	X	X	X	X	X

Notes to Table 1

1. The subaddress is automatically incremented to enable quick initialization by the I<sup>2</sup>C-bus controller within one transmission.
2. All eight bits of the subaddress are decoded by the device.
3. The subaddresses shown are acknowledged by the device. Subaddresses 00 to 0F (reserved for the Digital Multi-Standard Decoder) are not acknowledged. The subaddress counter wraps-around from 1F to 00. Subaddresses 20 to FF are not allowed.
4. X = don't care.
5. After power-on-reset the control register (subaddress 16) is set to logic 0, all other registers are undefined.

**Subaddress 10 (HEX)**

Delay compensation between SECAM processing and PAL/NTSC chrominance processing.

Application dependent.

DT4	DT3	DT2	DT1	DT0	delay time
0	0	0	0	0	no additional delay for CVBS (minimum fixed delay through DSD = 55 x LL3)
0	0	0	0	1	1 x 74 ns = 74 ns
.	.	.	.	.	.
.	.	.	.	.	.
.	.	.	.	.	.
1	1	1	1	1	31 x 74 ns = 2.3 μs (maximum delay = 86 x LL3)

$$\text{Stepsize} = \frac{1}{13.5 \text{ MHz}} = 74 \text{ ns}$$

**Subaddress 10 and 11 (HEX)**

Main counter start address.

Application dependent.

MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0	delay time
0	1	1	1	1	1	1	1	1	1	+ 511
—										—
—										—
—										—
0	1	1	0	1	0	0	0	1	0	+ 418
0	1	1	0	1	0	0	0	0	1	+ 417
—										—
—										—
0	0	0	0	0	0	0	0	0	1	+ 1
0	0	0	0	0	0	0	0	0	0	0

} outside central counter range  
 417 x 74 ns ≈ + 31 μs (maximum positive value)  
 + 74 ns  
 reference point\*

\* Reference point position to be fixed.

MA9	MA8	MA7	MA6	MA5	MA4	MA3	MA2	MA1	MA0	delay time	
1	1	1	1	1	1	1	1	1	1	-1	-74 ns
-										-	
-										-	
-										-	
1	0	0	1	0	0	0	0	1	0	-446	-446 x 74 ns ≈ -33 μs (maximum negative value)
1	0	0	1	0	0	0	0	0	1	-447	} outside central counter range
-										-	
-										-	
-										-	
-										-	
1	0	0	0	0	0	0	0	0	0	-512	

Stepsize =  $\frac{1}{13.5 \text{ MHz}}$  = 74 ns

Internal counter range: -446 to + 417

**Subaddress 12 (HEX)**

Burst gate begin (start time)

Application dependent.

DEVELOPMENT DATA

BB7	BB6	BB5	BB4	BB3	BB2	BB1	BB0	dec	delay time
0	0	0	0	0	0	0	0	0	zero reference point
0	0	0	0	0	0	0	1	1	74 ns
-	-	-	-	-	-	-	-	-	
-	-	-	-	-	-	-	-	-	
1	1	1	1	1	1	1	1	255	18.89 μs

Stepsize =  $\frac{1}{13.5 \text{ MHz}}$  = 74 ns

**Subaddress 13 (HEX)**

Burst gate end (stop time)

Application dependent.

BE7	BE6	BE5	BE4	BE3	BE2	BE1	BE0	dec	delay time
0	0	0	0	0	0	0	0	0	zero reference point
0	0	0	0	0	0	0	0	1	74 ns
—	—	—	—	—	—	—	—	—	—
—	—	—	—	—	—	—	—	—	—
1	1	1	1	1	1	1	1	255	18.89 $\mu$ s

$$\text{Stepsize} = \frac{1}{13.5 \text{ MHz}} = 74 \text{ ns}$$

The stop time must be greater than the start time.

The reference point position of the burst gate start/stop time is identical with the main counter zero position.

**Subaddress 14 (HEX)**

Standard recognition sensitivity

Application dependent

R7	R6	R5	R4	R3	R2	R1	R0	function
								relationship between the number of line identification errors related to a window of 312 lines
0	0	0	0	0	0	0	0	0 : 312 theoretical highest sensitivity
0	0	0	0	0	0	0	1	1 : 312
0	0	0	1	1	0	0	1	25 : 312
1	1	1	1	1	1	1	1	255 : 312 theoretical lowest sensitivity

For programmed numbers from 0 to approximately 25 (dec) the colour signal is switched off. With the value 25 (dec) the colour signal will be enabled only when extremely good signal quality is present. If the colour signal quality is reduced, i.e. VCR signal source, bad S/N ratio, bad quantization, diminished colour carrier and insufficient IF adaption, the sensitivity should be set lower (higher programmed number up to 255 (dec) in order to prevent excessive switching and thus ensure constant colour.

**Subaddress 15 (HEX)**

Programmable adaptive filter PAF (P6–P0)

Application (IF stage) dependent

The programmable adaptive filter, together with the cloche and linear bandpass filter, forms a filter-curve that treats the chrominance frequency spectra with different gain but linear phase. The frequency characteristic is a system of sinusoidal waveforms which are described by:

- Reference "knots" of constant gain (0 dB)
- Frequency points ("tops") with maximum gain
- The amount of maximum gain

(There is also a switchable pre-amplifier in another stage of the bandpass filter).

The components of the PAF can be programmed via the I<sup>2</sup>C-bus by using device address 8A (or 8E) and subaddress 15 thereby producing 57 different transfer functions. An example of some transfer functions is given in Figure 8 (a) to (d).

DEVELOPMENT DATA

MSB	P6	P5	P4	P3	P2	P1	P0	function			
—	X	X	X	X	1	1	1	maximum gain at tops			
—	X	X	X	X	1	1	0	19 dB			
—	X	X	X	X	1	0	1	14 dB			
—	X	X	X	X	1	0	0	9.5 dB			
—	X	X	X	X	0	1	1	6 dB			
—	X	X	X	X	0	1	0	3.5 dB			
—	X	X	X	X	0	0	1	2 dB			
—	X	X	X	X	0	0	0	1 dB			
—	X	X	X	X	0	0	0	0 dB			
								position of tops and knots (MHz)			
								top	knot	top	Figs 8a–d
—	X	1	1	1	X	X	X	3.375	4.5	5.625	+ A/dB (d)
—	X	1	1	0	X	X	X	4.5	5.625	6.75	–A/dB (d)
—	X	1	0	1	X	X	X	4.219	5.063	5.906	–A/dB (c)
—	X	1	0	0	X	X	X	3.375	4.219	5.063	+ A/dB (c)
—	X	0	1	1	X	X	X	4.05	5.4	6.75	–A/dB (b)
—	X	0	1	0	X	X	X	2.7	4.05	5.4	+ A/dB (b)
—	X	0	0	1	X	X	X	2.89	3.86	4.82	+ A/dB (a)
—	X	0	0	0	X	X	X	3.86	4.82	5.79	–A/dB (a)
								additional pre-amplification			
—	1	X	X	X	X	X	X	times two			
—	0	X	X	X	X	X	X	times one			
*	X	X	X	X	X	X	X	* MSB not used			




Fig. 8(a) Examples of frequency response for the programmable adaptive filter; from 08 to 0E (HEX).



DEVELOPMENT DATA




Fig. 8(b) Example of frequency response for the programmable adaptive filter; from 10 to 16 (HEX).




Fig. 8(c) Example of frequency response for the programmable adaptive filter; from 20 to 26 (HEX).

DEVELOPMENT DATA




Fig. 8(d) Example of frequency response for the programmable adaptive filter; from 38 to 3E (HEX).


**Subaddress 16 (HEX)**

Control 3

Relevant for system configuration

C2	C1	C0	UV – output
X	0	0	high impedance (3-state)
	0	1	active zero
	1	0	colour enable (if CS flag then colour on)
	1	1	colour forced on (independent of CS flag)
0	X	X	positive UV
1			negative UV

After power-on-reset the control register is set to logic 0.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage		$V_{DD}$	-0.5	7.0	V
Voltage input		$V_I$	-0.5	7.0	V
Voltage output	$I_{max} = 20 \text{ mA}$	$V_O$	-0.5	7.0	V
Total power dissipation		$P_{tot}$	-	1.2	W
Operating ambient temperature range		$T_{amb}$	0	70	°C
Storage temperature range		$T_{stg}$	-65	150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

## CHARACTERISTICS

$V_{DD} = 4.5$  to  $5.5$  V;  $T_{amb} = 25$  °C; unless otherwise specified. All voltages are referenced to ground (pins 6 and 23) unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply voltage</b>		$V_{DD}$	4.5	—	5.5	V
<b>Supply current</b> ( $f_{nom}$ ) Inputs LOW; outputs with maximum load	$V_{DD} = 5.5$ V	$I_{DD}$	—	—	180	mA
<b>Inputs</b>						
Input voltage LOW (clock data) pins 2, 16, 17 to 21; and 24 to 27		$V_{IL}$	0	—	0.8	V
Input voltage LOW ( $I^2C$ ) pins 1 and 28		$V_{IL}$	0	—	1.5	V
Input voltage HIGH (data) pins 2, 17 to 21; and 24 to 27		$V_{IH}$	2	—	$V_{DD}$	V
Input voltage HIGH (LL3) pin 16		$V_{IH}$	3.0	—	$V_{DD}$	V
Input voltage HIGH ( $I^2C$ ) pins 1 and 28		$V_{IH}$	3	—	$V_{DD}$	V
Input leakage current pins 2, 16, 17 to 21; and 24 to 27		$I_I$	-10	—	10	$\mu A$
Input capacitance (data) pins 2, 18 to 21; and 24 to 27		$C_I$	2	—	7.5	pF
Input capacitance (clock) pin 16		$C_I$	15	—	40	pF
Input capacitance (reset) pin 17		$C_I$	2	—	10	pF
<b>Outputs</b>						
Output voltage LOW pins 3 to 5; 8 to 15	$I_{OL} = 2$ mA	$V_{OL}$	0	—	0.4	V
Output voltage LOW SDA pin 1	$I_{OL} = 5$ mA	$V_{OL}$	0	—	0.45	V
Output voltage HIGH pins 3 to 5; 8 to 15	$I_{OL} = -0.5$ mA	$V_{OH}$	2.4	—	$V_{DD}$	V
Capacitive load of outputs in high impedance pins 12 to 15		$C_Z$	2	—	15	pF

**CHARACTERISTICS**

$V_{DD} = 4.5$  to  $5.5$  V;  $T_{amb} = 25$  °C; unless otherwise specified. All voltages are referenced to ground (pins 6 and 23) unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Clock timing (LL3)</b>						
Cycle time	note 1	$t_{C3}$	69	—	80	ns
Duty factor		$\delta$	43	—	57	%
Rise time	note 2	$t_r$	—	—	6	ns
Fall time	note 2	$t_f$	—	—	6	ns
<b>Input timing</b>						
Data set up time		$t_{SU}$	12	—	—	ns
Data hold time	note 3 $V_{IH}(LL3) = 4$ V	$t_{IH}$	8	—	—	ns
<b>Output timing</b>						
Data load capacitance		$C_L$	7.5	—	25	pF
Data hold time	$V_{IH}(CLK) = 3$ V	$t_{OH}$	3	—	—	ns
Data delay time	$C_L = 25$ pF	$t_{OD}$	—	—	50	ns

**Notes to the characteristics**

1. Static deviation =  $\pm 4\%$ ; dynamic deviation =  $\pm 7\%$  for signal path CVBS-DCVBS (this is required for the running-in of the DMSD sync processor).
2. The rising and falling edges of the clock signal are assumed to be smooth due to roll-off low-pass filtering.
3. Matches to SAA9050/SAA9057 for  $V_{IH}(LL3) \geq 3$  V.

DEVELOPMENT DATA




Fig. 9 Timing diagram.





# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

SAA9057

## CLOCK GENERATOR CIRCUIT

### GENERAL DESCRIPTION

The SAA9057 clock generator circuit is for application in memory-based feature tv receivers and in digital tv concepts with line-locked sampling. The circuit employs a PLL frequency multiplier to give three different line-locked clock output frequencies, a bypass switch for the PLL is provided. All clock outputs have high driving capability. Skew control and power-fail detection circuits are included.




Fig. 1 Block diagram.

### PACKAGE OUTLINE

20-lead DIL; plastic (SOT146).




Fig. 2 Pinning diagram.

**PINNING**

1	MS	mode select input. MS = LOW for normal operation in which the CGC generates clocks with reference to LFCO MS = HIGH disables the PLL and connects the LFCO input to the control input of the VCO, providing VCO, frequency divider and buffer facilities only
2	CE	chip enable. CE = HIGH enables the VCO and the output buffers; CE = LOW sets the buffers to high impedance off-state and inhibits VCO oscillation
3	PORD	power-on-reset delay. Duration of delay is determined by an external capacitor at this pin
4	$V_{SS}(an)$	ground (0 V) for analogue circuits
5	$V_{DD}(an)$	positive supply voltage (+ 5 V) for analogue circuits
6	SLL1.5	sensing input for LL1.5 skew control. Pin 6 input amplifier can handle low-level sinusoidal clock waveforms. Strap to pin 7 when not using external clock drivers or low-level clocks
7	LL1.5	27 MHz line-locked clock. The waveform is rectangular and the duty factor is 50%
8	$V_{DD}(dig)$	positive supply voltage (+ 5 V) for digital circuits (no internal connection to pin 17)
9	SLL2A	sensing input for LL2A skew control. Pin 9 input amplifier can handle low-level sinusoidal clock waveforms. Strap to pin 10 when not using external clock drivers or low-level clocks
10	LL2A	20,25 MHz line-locked clock. The waveform is rectangular and the duty factor is 50%
11	LFCO	line frequency control input to which all internal clocks are referred. The waveform is triangular with 4-bit quantization and 24,576 MHz sample rate

12	PORO	power-on-reset output. Goes LOW following power-on or power fail. Remains LOW for a period determined by external capacitor at pin 3. It is also activated by a slow or fast fall of supply voltage to below operating level. PORO can be used as a reset signal for the whole digital tv system.
	b	
13	SLL3	sensing input for LL3 skew control. Pin 13 input amplifier can handle low-level sinusoidal waveforms. Strap to pin 14 when not using external clock drivers or low-level clocks
14	LL3	13,5 MHz line-locked clock. The waveform is rectangular and the duty factor is 50%
15	LL2	20,25 MHz line-locked clock. The waveform is rectangular and the duty factor is 50%
16	SLL2	sensing input for LL2 skew control. Pin 16 input amplifier can handle low-level sinusoidal waveforms. Strap to pin 15 when not using external clock drivers or low-level clocks
17	V <sub>DD(dig)</sub>	positive supply voltage (+ 5 V) for digital circuits
18	V <sub>SS(dig)</sub>	ground (0 V) for digital circuits (no internal connection to pin 8)
19	SLL3T	sensing input for LL3T skew control. Pin 19 input amplifier can handle low-level sinusoidal waveforms. Strap to pin 20 when not using external clock drivers or low-level clocks
20	LL3T	13,5 MHz line-locked clock. The waveform is rectangular and the duty factor is 50%

DEVELOPMENT DATA

### FUNCTIONAL DESCRIPTION

The SAA9057 provides all the clock waveforms required in a typical digital tv system. This can comprise an analogue-to-digital converter (ADC, PNA7509), a sample-rate converter (SRC, SAA9058), a digital multi-standard decoder (DMSD, SAA9050), a digital deflection controller (DDC, SAA9060) with single or double line-frequency, plus extensions to add to the features available in the system.

The frequency of the reference input LFCO (a 6,75 MHz triangular waveform from the DMSD) is multiplied to 27 MHz by the PLL. All clock outputs are derived from this by frequency dividers with ratios as shown in Figs 1 and 3.

Each clock output is skew-controlled so that a temperature and load-independent phase relationship is maintained between the clock outputs.

The LL1.5, LL2 and LL3 outputs are rectangular waveforms with a 50% duty factor.

The clock outputs are inhibited from power-on until the circuit has stabilized. The inhibit time is determined by the capacitor at pin 3. A power-fail detector is combined with the inhibit circuit so that the DDC is protected from unspecified clock frequencies that could occur in the event of a power failure. The PORO output (pin 12) indicates that the power supply is stable and can be used to drive other power-on-reset circuits.

The phase detector and loop filter are disabled by the mode select input at pin 1 which internally connects the VCO control input to the LFCO input at pin 11. The circuit now operates as an oscillator followed by stages of frequency division, uses for which may be found in analogue environments of feature tv applications.




Fig. 3 Relationship between clock outputs.

**RATINGS**

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

Supply voltage range	$V_{DD}(\text{dig})$	-0,5 to +0,7 V
	$V_{DD}(\text{an})$	-0,5 to +7,0 V
Input voltage at any pin with respect to ground	$V_I$	-0,5 to +7,0 V
Input/output current	$I_I, I_O$	max. * mA
Total power dissipation	$P_{\text{tot}}$	* W
Operating ambient temperature range	$T_{\text{amb}}$	0 to +70 °C
Storage temperature range	$T_{\text{stg}}$	-65 to -150 °C

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

**CHARACTERISTICS**

$T_{\text{amb}} = 0$  to +70 °C;  $V_{DD} = 4,5$  to 5,5 V; unless otherwise specified

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage range	$V_{DD}$	4,5	5,0	5,5	V
Supply current	$I_{DD}$	—	*	*	mA
<b>Input LFCO</b> (triangular waveform; resolution = 4 bits)					
Frequency	$f_{\text{LFCO}}$	6,0	6,75	7,4	MHz
Amplitude (peak-to-peak value)	$V_{\text{LFCO(p-p)}}$	1,0	2,0	$V_{DD}$	V
<b>PLL</b>					
Natural frequency	$f_n$	55	80	115	kHz
Damping coefficient	$D$	0,5	0,7	1,0	
Jitter		—	—	*	ns
<b>Clock outputs</b>					
Rise time (all clocks)	$t_r$	—	—	3	ns
Fall time (all clocks)	$t_f$	—	—	3	ns
Skew (all clocks)	$t_{\text{skew}}$	-2	—	+2	ns
Output voltage HIGH (except LL2A)	$V_{OH}$	2,8	—	$V_{DD}$	V
Output voltage HIGH (LL2A only)	$V_{OH}$	3,5	—	$V_{DD}$	V
Output voltage LOW (all clocks)	$V_{OL}$	0	—	0,4	V
Duty factor	$\delta$	45	50	55	%

\* Values not yet available.

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
Load capacitance:					
LL1.5	$C_L$	—	—	30	pF
LL2	$C_L$	—	—	50	pF
LL2A	$C_L$	—	—	20	pF
LL3T	$C_L$	—	—	20	pF
LL3	$C_L$	—	—	50	pF




Fig. 4 Timing diagram.

## SAMPLE-RATE CONVERTER

### GENERAL DESCRIPTION

The SAA9058 sample-rate converter (SRC) is for use in digital TV receiver applications. It converts the sampling rate of digital signals by a factor of 2/3, e.g. from 20,25 to 13,5 MHz, using a phase-linear, finite impulse response (FIR) filter with time-varying coefficients. Only two clocks are required; the data format is two's complement, and the word length at both input and output is seven bits.

The FIR filter creates a filter-algorithm to interpolate digitized composite video signals (DCVBS) into a slower sample rate that is suitable for video decoding. The circuit gives low attenuation of colour subcarrier, gives high rejection of aliasing components and has unity DC gain.

It is intended for use with the 7-bit analogue-to-digital converter PNA7509 and the digital multistandard decoder SAA9050, with DCVBS in PAL, NTSC or SECAM. Other applications are digital anti-aliasing filtering, rejection of harmonics caused by analogue-to-digital conversion and data reduction.




Fig. 1 Block diagram (see Fig. 3 for switch timing).

### PACKAGE OUTLINE

20-lead DIL; plastic (SOT146).




Fig. 2 Pinning diagram.

**PINNING**

1	OUT6	}	output data
2	OUT5		
3	OUT4		
4	OUT3		
5	VSS		ground (0 V)
6	VDD		positive supply voltage (+5 V)
7	OUT2	}	output data
8	OUT1		
9	OUT0		
10	LL3		output clock
11	TE		production test input; VSS for all applications
12	LL2		input clock
13	IN0	}	input data
14	IN1		
15	IN2		
16	IN3		
17	IN4		
18	IN5		
19	IN6		
20	n.c.		not connected

**OPERATION**




Fig. 3 Relationship of inputs to outputs.



### Frequency response

The virtual frequency response in the  $2 \times LL2$  (40,5 MHz) domain is interpreted as the characteristic of the interpolation filter directly before conversion to the  $LL3$  (13,5 MHz) sample rate and the spectral components beyond  $LL3/2$  are aliased into the baseband.




Fig. 4 Frequency response.

DEVELOPMENT DATA

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range	$V_{DD}$	-0,5 to + 7 V
Input voltage range	$V_I$	-0,5 to + 7 V
Output voltage range to $I_{Omax} = 20$ mA	$V_O$	-0,5 to + 7 V
Maximum power dissipation	$P_{tot}$	0,5 W
Operating ambient temperature range	$T_{amb}$	0 to + 70 °C
Storage temperature range	$T_{stg}$	-65 to + 150 °C

**HANDLING**

Inputs and outputs are protected against electrostatic charge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

**CHARACTERISTICS**

$T_{amb} = 0$  to  $+70$  °C;  $V_{DD} = 4,5$  to  $5,5$  V; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supplies</b>					
Supply voltage range	$V_{DD}$	4,5	5,0	5,5	V
Supply current at $V_{DD} = 5,5$ V, data outputs not connected, data inputs LOW and frequency nominal	$I_{DD}$	—	< 100*	65	mA
<b>Inputs</b>					
Input voltage LOW	$V_{IL}$	0	—	0,8	V
Input voltage HIGH (except LL2, LL3)	$V_{IH}$	2,0	—	$V_{DD}$	V
Input voltage HIGH (LL2, LL3)	$V_{IH}$	2,4	—	$V_{DD}$	V
Input leakage current	$I_I$	—	—	10	$\mu$ A
Input capacitance (LL2)	$C_I$	—	—	10	pF
Input capacitance (LL3)	$C_I$	—	—	10	pF
Input capacitance (D0 to D6)	$C_I$	—	—	5	pF
<b>Outputs</b>					
Output voltage HIGH at $I_{OH} = -0,5$ mA	$V_{OH}$	2,4	—	$V_{DD}$	V
Output voltage LOW at $I_{OH} = 2,0$ mA	$V_{OL}$	0	—	0,6	V
<b>Timing (Fig. 5)</b>					
LL2 cycle time	$t_{C2}$	46	—	53	ns
LL2 duty factor $t_{C2H}/t_{C2}$	—	45	—	55	%
LL2 rise and fall time	$t_r, t_f$	—	—	6**	ns
LL3 cycle time	$t_{C3}$	69	—	80	ns
LL3 duty factor $t_{C3H}/t_{C3}$	—	45	—	55	%
LL3 rise and fall time	$t_r, t_f$	—	—	6**	ns
Skew time	$t_{skew}$	-2	—	+2	ns
Input data set-up time	$t_{SU}$	12	—	—	ns
Input data hold time	$t_{HD}$	3	—	—	ns
Output data load capacitance	$C_L$	7,5	—	15	pF
Output data hold time	$t_{OH}$	3	—	—	ns
Output data delay time	$t_{OD}$	—	—	33	ns

\* For digital TV application.

\*\* Difference between  $t_r, t_f$  of LL2 and  $t_r, t_f$  of LL3 shall be less than 2 ns. Rising and falling edges of clocks are assumed to be smooth due to low pass filtering.




Fig. 5 Timing diagram.

DEVELOPMENT DATA



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

SAA9060

## VIDEO PROCESSOR WITH DACs (VDA)

### GENERAL DESCRIPTION

The SAA9060 is a video processor with DACs (VDA), which converts the digital luminance and chrominance data into analogue information for a RGB controller. The SAA9060 forms part of a chip-set for digital TV systems.

### Features

- Single scan or double scan applications
- Parallel data input
- 7-bit D/A conversion of the colour difference signals
- 8-bit D/A conversion of the luminance signal

### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage		V <sub>DD</sub>	4.5	5.0	5.5	V
Input current		I <sub>DD</sub>	—	170	250	mA
Power dissipation		P <sub>tot</sub>	—	—	1.4	W
Back-bias voltage			—3	—	0	V
Operating ambient temperature range		T <sub>amb</sub>	0	—	+ 70	°C

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT117).




Fig.1 Block diagram.

PINNING




Fig.2 Pinning diagram.

DEVELOPMENT DATA

1	V <sub>SUB</sub>	Substrate pin for external capacitor, smooths internally generated voltages
2, 3	n.c.	Not connected
4	CTRL1	Control input for resolution enhancement filter
5	CTRL0	Control input for resolution enhancement filter
6	OS	Data format switch-over (from serial to parallel) at inputs D0...D6, UV0...UV3, BLN
7	V <sub>SSA</sub>	Analogue ground
8	IBIAS	Reference current for the DACs
9	-(B-Y)	Chrominance analogue output; inverted colour difference signal B-Y
10	-(R-Y)	Chrominance analogue output; inverted colour difference signal R-Y
11	Y <sub>0</sub>	Luminance analogue output
12	n.c.	Not connected
13	LL3/ LL1.5	Clock input: single scan parallel mode, f = 13.5 MHz double scan parallel mode, f = 27 MHz

## PINNING (continued)

14	V <sub>DD</sub>	Supply voltage
→ 15	LL2	(Clock input for data word D0...D6) for serial data format only* / f = 20.25 MHz; low-level version Do not connect pin when selecting parallel data format
16	UV0	} Digital chrominance input; f = 13.5 MHz or 27 MHz
17	UV1	
18	UV2	
19	UV3	
20	V <sub>SSD</sub>	Digital ground (0 V)
21	D0	} Digital 7-bit luminance input; f = 13.5 MHz or 27 MHz
22	D1	
23	D2	
24	D3	
25	D4	
26	D5	
27	D6	
28	$\overline{BL}$	Format input; indicates the start of a transmission of a data line



**FUNCTIONAL DESCRIPTION** (see Fig. 1)

The VDA, DMSD/S-DMSD and a RGB controller form the video channel of a digital TV system. The VDA receives the luminance and chrominance data from the DMSD/S-DMSD and converts this data into an analogue output for a RGB controller.

**Chrominance data signal**

The chrominance data consist of alternating UV samples with a sample frequency of 3.375 MHz (single scan), the sample frequency is increased to 13.5 MHz by using two cascaded interpolation filters. The 7-bit chrominance data is then converted to an analogue signal (inverted colour difference signals B-Y and R-Y) for use in a RGB controller.

**Luminance data signal**

The luminance data frequency is clocked at 13.5 MHz or 27 MHz into the resolution enhancement filter (controlled by CTRL0 and CTRL1), this improves the quantization noise behaviour in areas with small variation and produces an 8-bit data output. The 8-bit data is converted into an analogue signal for use in a RGB controller.

 **$\overline{BL}$  signal** (see Fig. 3)

The  $\overline{BL}$  signal is used to indicate the active video length within the line and synchronizes the demultiplexing of the UV data.

**Operating modes**

There are two operating modes:

- parallel data transmission (single scan); LL3/LL1.5 = 13.5 MHz
- parallel data transmission (double scan), LL3/LL1.5 = 27 MHz.

**Output signals**

The output signals are AC-coupled to a RGB controller. During the horizontal synchronization gap the luminance and chrominance signals are blanked (black and no colour difference respectively) and the RGB controller clamps the input signals.




Fig.3 Data format.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage		$V_{DD}$	-0.3	6.0	V
Input voltage		$V_I$	-0.5	6.0	V
Back-bias voltage		$V_{BIAS}$	-3	0	V
Storage temperature range		$T_{stg}$	-55	+ 125	°C
Operating ambient temperature range		$T_{amb}$	0	+ 70	°C

**THERMAL RESISTANCE**

Junction to ambient

 $R_{thj-a}$ 

50 K/W

DEVELOPMENT DATA

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{DD} = 5\text{ V}$ ; all values referred to  $V_{SS}$ ; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage		$V_{DD}$	4.5	5.0	5.5	V
Supply current		$I_{DD}$	*	170	250	mA
Voltage on pin 1	with clock	$V_{SUB}$	-3.0	-2.5	-2.0	V
Current on pin 1	without clock	$I_{SUB}$	-	0.2	40	$\mu\text{A}$
Voltage ripple on pin 1		$V_{ripple}$	-	-	10	mV
<b>Inputs</b>						
<i>LL3 input signal</i>						
	note 1; see Fig. 4					
Input voltage HIGH		$V_{IH}$	2	-	$V_{DD}$	V
Input voltage LOW		$V_{IL}$	-0.5	-	0.8	V
Input capacitance (pin 20)	$V_I = 0\text{ V}$	$C_I$	-	-	10	pF
LL3 time period	$f_{nom} = 13.5\text{ MHz}$	$t_{LL3}$	69	74	80	ns
Duty factor		$t_{PH}/t_{LL3}$	43	50	57	%
<i>LL1.5 input signal</i>						
	note 2; see Fig. 5					
Input voltage HIGH		$V_{IH}$	2	-	$V_{DD}$	V
Input voltage LOW		$V_{IL}$	-0.5	-	0.8	V
Input capacitance (pin 20)	$V_I = 0\text{ V}$	$C_I$	-	-	10	pF
LL1.5 time period	$f_{nom} = 27\text{ MHz}$	$t_{LL1.5}$	35	37	40	ns
Duty factor		$t_{PH}/t_{LL1.5}$	43	50	57	%

\* Value to be fixed.

## DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<i><math>\overline{BL}</math> input signal</i>						
	note 3; see Figs 6 and 7					
Input voltage HIGH		$V_{IH}$	2	—	$V_{DD}$	V
Input voltage LOW		$V_{IL}$	-0.5	—	0.8	V
Input capacitance (pin 20)	$V_I = 0\text{ V}$	$C_I$	—	—	10	pF
Input current HIGH		$I_{IH}$	—	—	1	$\mu\text{A}$
Input current LOW		$I_{IL}$	—	—	100	$\mu\text{A}$
Pulse width HIGH		$t_{PH}$	—	720	—	*
Pulse width LOW	NTSC/PAL	$t_{PL}$	—	138/144	—	*
LL3 set-up time		$t_{SU}$	12	—	—	ns
<i>D0-D6 and UV0 to UV3</i>						
	note 2; see Fig. 8					
Input voltage HIGH		$V_{IH}$	2	—	$V_{DD}$	V
Input voltage LOW		$V_{IL}$	-0.5	—	0.8	V
Input capacitance (pin 20)	$V_I = 0\text{ V}$	$C_I$	—	—	10	pF
Input current HIGH		$I_{IH}$	—	—	1	$\mu\text{A}$
Input current LOW		$I_{IL}$	—	—	100	$\mu\text{A}$
LL1.5 set-up time		$t_{SU}$	13	—	—	ns
LL1.5 hold time		$t_{HD}$	3	—	—	ns
<i>CTRL0 and CTRL1 input signals</i>						
	note 4					
Input voltage HIGH	note 5	$V_{IH}$	2	—	$V_{DD}$	V
Input voltage LOW	note 5	$V_{IL}$	$V_{SS}$	—	0.8	V
Input capacitance**	$V_I = 0\text{ V}$	$C_I$	—	—	10	pF
<i>IBIAS input signal</i>						
	Fig. 9					
Input current	note 6	$I_{IBIAS}$	—	100	—	$\mu\text{A}$
Bias resistance	note 7	$R_{IBIAS}$	—	39	—	$\text{k}\Omega$
Input voltage	note 7	$V_{IBIAS}$	—	$V_{DD}$	—	V
Potential difference across $R_{IBIAS}$	note 8	$U_{IBIAS}$	—	1.5	—	V

\* Clock periods of LL3.

\*\* Referred to pin 20.

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>OUTPUTS</b>						
<i>Y</i> signal output	note 9					
Resolution			—	8	—	bits
Nominal range	max. 255		14	—	230	
Output current	max. 2.55	$I_O$	0.14	—	2.3	mA
Resolution per step	$I_{BIAS} = 100 \mu A$	Res	—	10	—	$\mu A$
Load on pin 11		$R_L$	—	180	—	$\Omega$
Coupling capacitance to RGB controller	see Fig. 10	$C_{OC}$	—	47	—	nF
Total output capacitance (pin 11)	note 10	$C_O$	—	7	—	pF
Conversion time		$t_{DAC}$	—	—	30	ns
Time constant	$\approx R_L (C_S + C_D + C_E)$	$t_C$	—	50	—	ns
Output voltage range		$V_O$	$V_{DD}-2$	—	$V_{DD}$	V
Differential non-linearity			-0.5	—	+ 0.5	LSB
Equality of converter output normalized to maximum level			-1	—	+ 1	LSB
Temperature dependency	$\Delta I_{BIAS} = 0$		-0.5	—	+ 0.5	LSB
Glitch			-0.5	—	+ 0.5	LSB
<i>-(B-Y)</i> signal output	note 10					
Resolution			—	7	—	bits
Nominal range	max. 127		13	—	114	
Output current		$I_O$	0.26	—	2.28	mA
Resolution per step	$I_{BIAS} = 100 \mu A$	Res	—	20	—	$\mu A$
Load on pin 9		$R_L$	—	750	—	$\Omega$
Coupling capacitance to RGB controller	see Fig. 10	$C_{OC}$	—	10	—	nF
Total output capacitance (pin 9)	including pin capacitance and wiring	$C_O$	—	7	—	pF
Conversion time		$t_{DAC}$	—	—	30	ns
Time constant	$\approx R_L (C_S + C_D + C_E)$	$t_C$	—	50	—	ns

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Output voltage range		$V_O$	$V_{DD}-2$	—	$V_{DD}$	V
Differential non-linearity			-0.5	—	+0.5	LSB
Equality of converter output normalized to maximum level			-1	—	+1	LSB
Temperature dependency	$\Delta I_{BIAS} = 0$		-0.5	—	+0.5	LSB
Glitch			-0.5	—	+0.5	LSB
—(R-Y) signal output	note 10					
Resolution			—	7	—	bits
Nominal range	max. 127		10	—	117	
Output current	max. 2.55		0.2	—	2.34	mA
Resolution per step	$I_{BIAS} = 100 \mu A$	Res	—	20	—	$\mu A$
Load on pin 10		$R_L$	—	560	—	$\Omega$
Coupling capacitance to RGB controller	see Fig. 10	COC	—	10	—	nF
Total output capacitance (pin 10)	including pin capacitance and wiring	$C_O$	—	7	—	pF
Conversion time		tDAC	—	—	30	ns
Time constant	$\approx R_L (C_S + C_D + C_E)$	tC	—	50	—	ns
Output voltage range		$V_O$	$V_{DD}-2$	—	$V_{DD}$	V
Differential non-linearity			-0.5	—	+0.5	LSB
Equality of converter output normalized to maximum level			-1	—	+1	LSB
Temperature dependency	$\Delta I_{BIAS}$		-0.5	—	+0.5	LSB
Glitch			-0.5	—	+0.5	LSB

Notes to the characteristics

1. 25/30 Hz picture frequency with interlace.
2. 50/60 Hz picture frequency, parallel data transmission.
3. 25/30 Hz picture frequency,  $f = 20.25$  MHz.
4. Static input signal; input HIGH by means of an internal pull-up resistor of  $100\text{ k}\Omega$ .
- 5.

CTRL1	CTRL0	filter function
0	0	bypass (min.)
1	1	lowpass (max.)

6. When  $I_{BIAS} = 100\ \mu\text{A}$  the quantization steps of the Y output DAC is  $10\ \mu\text{A}$  and  $-(B-Y)$ ,  $-(R-Y)$  outputs are  $20\ \mu\text{A}$ . The maximum voltage at  $R_L$  is  $2\text{ V}$ . If  $R_{BIAS}$  is used, the temperature coefficients of  $I_{BIAS}$  and the DACs are compensated.
7. Effective voltage noise is  $\leq 1\text{ mV}$ .
8.  $U_{BIAS} = 1.2\text{ V} + I_{BIAS} \times 3\text{ k}\Omega$ .
9. Values measured from the Y output DAC.
10. Values measured from the  $-(B-Y)$  output DAC.




Fig. 4 LL3 timing waveform; 25/30 Hz picture frequency with interlace.




Fig. 5 LL1.5 timing waveform; 50/60 Hz picture frequency, parallel data transmission.



DEVELOPMENT DATA




Fig. 6  $\overline{BL}$  timing waveform; 25/30 Hz picture frequency;  $f = 13.5$  MHz.




Fig. 7  $\overline{BL}$  timing waveform; 50/60 Hz picture frequency;  $f = 27$  MHz.






Fig. 8 D0 to D6 and UV0 to UV3 timing waveform; 50/60 Hz picture frequency,  $f = 27$  MHz.

APPLICATION INFORMATION



7281787

Fig. 9 IBIAS input circuit.



7281788.1

(1)  $R_{IBIAS} = R_L$  (Y output),  $R_L$  (B-Y output),  $R_L$  (R-Y output)

Fig. 10 Application of the DACs.



## PICTURE-IN-PICTURE CONTROLLER (PIPCO)

### GENERAL DESCRIPTION

The SAA9068 is a controller for picture-in-picture applications. The PIPCO receives time multiplexed YUV data from an external analogue-to-digital converter (ADC) or from the Digital Vertical Filter (SAA9069). The device provides YUV data, via an internal digital-to-analogue converter (DAC), to the external filters. The device automatically detects the 50/60 Hz acquisition. Picture data is stored in an external 10 k by 8-bit SRAM. The device also produces the control signal for the SAA9069 (DVF). All features of the PIPCO are software controlled via an I<sup>2</sup>C bus.

### Features

- Automatic detection of acquisition signals
- Automatic detection of display signals
- The following features are software controlled via an I<sup>2</sup>C bus:
  - PIP ON/OFF
  - border colour, one out of eight
  - freeze PIP
  - PIP top or bottom of screen
  - PIP left or right of screen
  - blank PIP
- Y-delay to compensate for delay differences in the pre-filters

### QUICK REFERENCE DATA


parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		V <sub>DD</sub>	-0,5	—	7,0	V
Input voltage range	note 1	V <sub>I</sub>	-0,5	—	V <sub>DD</sub> +0,5	V
Maximum input current		I <sub>IM</sub>	—	—	±10	mA
Maximum output current		I <sub>OM</sub>	—	—	±10	mA
<b>Inputs</b>						
Input voltage LOW		V <sub>IL</sub>	0	—	0,8	V
Input voltage HIGH		V <sub>IH</sub>	2,0	—	V <sub>DD</sub>	V
Input leakage current	T <sub>amb</sub> = 25 °C	±I <sub>I</sub>	—	—	1	µA
<b>Outputs</b>						
	except analogue outputs					
Output voltage LOW	I <sub>OL</sub> = 0,8 mA	V <sub>OL</sub>	0	—	0,4	V
Output voltage HIGH	I <sub>OH</sub> = 0,8 mA	V <sub>OH</sub>	V <sub>DD</sub> -0,4	—	V <sub>DD</sub>	V

#### Note to the Quick Reference Data

1. V<sub>DD</sub> + 0,5 V must not exceed 7,0 V

### PACKAGE OUTLINE

68-lead plastic leaded chip-carrier (SOT188).



$t_y = 3$  periods of ADCL

Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

pin	mnemonic	description
<b>Power supplies</b>		
34	V <sub>SST</sub>	ground for dynamic shift registers
35	V <sub>DD</sub>	positive supply voltage
60	V <sub>SSA</sub>	ground for digital-to-analogue converters
68	V <sub>SS</sub>	ground (0 V)
<b>Inputs</b>		
1	TEST IN	data input for testing the DAC
2	TEST	when HIGH, test mode for DAC enabled
33	GTEST	when LOW GTEST returns all memory elements to a known state, except for line memories
38	ACL	acquisition clock, typ. 10,9 MHz
39	HA	start of line in acquisition mode
40	VA	start of field in acquisition mode
41	A0	programming of I <sup>2</sup> C bus slave address
50 to 54	AD0 to AD4	YUV data stream from ADC or SAA9069
56	VD	start of field in display mode
57	HD	start of line in display mode
58	DCL	display clock, typ. 15,8 MHz
<b>Outputs</b>		
3	TEST OUT	test data to DAC
4	RADDR12	SRAM address output
5	$\overline{WE}$	write enable (active LOW)
6	RADDR7	SRAM address output
10	RADDR6	SRAM address output
11	RADDR8	SRAM address output
12	RADDR5	SRAM address output
13	RADDR9	SRAM address output
14	RADDR4	SRAM address output
15	RADDR11	SRAM address output
16	RADDR3	SRAM address output
17	$\overline{ROE}$	RAM output enable (active LOW)
18	RADDR2	SRAM address output
19	RADDR10	SRAM address output
20	RADDR1	SRAM address output
21	RADDR0	SRAM address output
36	VF3	line selection to SAA9069
37	ADCL	acquisition clock signal (ACL/2) to ADC or SAA9069
47	CS8k	chip select for 8 k SRAM
48 to 49	S0 and S1	Y, U and V selection signal to analogue switch or SAA9069
55	PFB	picture-in-picture fast blanking
<b>Inputs/outputs</b>		
22 to 26, 30 to 32	DR0 to DR7	data to and from SRAM
44	SCL	I <sup>2</sup> C bus clock
45	SDA	I <sup>2</sup> C bus data signals

**Analogue outputs**

59	V <sub>ref</sub>	voltage reference level for DAC
65	Y	analogue video signal from 5-bit DAC
66	U	analogue video signal from 5-bit DAC
67	V	analogue video signal from 5-bit DAC

**Others**

7 to 9, 27 to 29, 42, 43, 62 to 64	n.c.	not internally connected
---------------------------------------	------	--------------------------

**FUNCTIONAL DESCRIPTION** (see Fig. 1)

The YUV data stream is converted from analogue-to-digital data by the 5-bit ADC, this data is then stored in an acquisition line memory every third line. When enabled by the display section of the PIPCO, the data is transferred to the external SRAM. Data from the SRAM is transferred to the display line memory after which it is converted from digital to analogue by the DAC.

**I<sup>2</sup>C bus** (SDA; SCL)

The I<sup>2</sup>C bus provides bidirectional 2-line communication between different ICs or modules. The SDA is the serial data line; SCL is the serial clock line. Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

**I<sup>2</sup>C bus format** (slave address and receiver formats)

All 8 bits of the subaddress have to be decoded by the device. After power-on reset all control bits are set to zero. This device does not respond to the general call address.




Fig. 3 Slave address.

DETAILED INFORMATION ON I<sup>2</sup>C BUS SPECIFICATION IS AVAILABLE ON REQUEST.

**Table 1** Data byte format

	function							
	D7	D6	D5	D4	D3	D2	D1	D0
control	PIPON	STILL	BLPIP	TOP	LEFT	BOC2	BOC1	BOC0

**Table 2** Definition of bits D7 to D3

bit	definition
PIPON	PIPON = 1, picture-in-picture is ON PIPON = 0, picture-in-picture is OFF
STILL	STILL = 1, still picture-in-picture STILL = 0, moving picture-in-picture
BLPIP	BLPIP = 1, blanking of picture-in-picture BLPIP = 0, display picture-in-picture
TOP	TOP = 1, picture-in-picture in upper part of screen TOP = 0, picture-in-picture in lower part of screen
LEFT	LEFT = 1, picture-in-picture in left part of screen LEFT = 0, picture-in-picture in right part of screen



**Table 3** Colour reproduction

colour	BOC2	BOC1	BOC0	-U	-V
dark pink	0	0	0	0,00	-0,50
reddish brown	0	0	1	0,25	-0,50
light brown	0	1	0	0,50	-0,50
light purple	0	1	1	-0,25	-0,50
dark grey	1	0	0	0,00	0,00
dark green	1	0	1	0,25	0,00
green	1	1	0	0,50	0,00
medium blue	1	1	1	-0,20	0,00

If a function is not implemented, the bit related to this function is transmitted as a logic 0 and the general call address is not accepted. If no supply voltage is present, inputs SCL and SDA are in a high ohmic state.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	-0,5	7,0	V
Input voltage range	note 1	$V_I$	-0,5	$V_{DD}+0,5$	V
Input current		$I_I$	-	$\pm 10$	mA
Output current		$I_O$	-	$\pm 10$	mA
Supply current in $V_{SS}$		$I_{SS}$	-	60	mA
Supply current in $V_{DD}$		$I_{DD}$	-	60	mA
Power dissipation per output		$P$	-	40	mW
Total power dissipation		$P_{tot}$	-	300	mW
Storage temperature range		$T_{stg}$	-55	+ 150	$^{\circ}C$
Operating ambient temperature range		$T_{amb}$	-25	+ 70	$^{\circ}C$

**Note**

1.  $V_{DD}+0,5$  must not exceed 7,0 V.

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

**DC CHARACTERISTICS**

V<sub>DD</sub> = 5 V ± 5%; T<sub>amb</sub> = 0 to 70 °C; unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply current</b>						
Quiescent current	T <sub>amb</sub> = 25 °C; all inputs to V <sub>DD</sub> or V <sub>SS</sub>	I <sub>DD</sub>	—	—	175	μA
<b>Inputs</b>						
Input voltage LOW		V <sub>IL</sub>	0	—	0,8	V
Input voltage HIGH		V <sub>IH</sub>	2,0	—	V <sub>DD</sub>	V
Input leakage current	T <sub>amb</sub> = 25 °C; except GTEST	±I <sub>I</sub>	—	—	1	μA
Input leakage current	GTEST	±I <sub>I</sub>	—	—	30	μA
<b>Outputs</b>						
	except analogue outputs					
Output voltage LOW	I <sub>OL</sub> = 0,8 mA	V <sub>OL</sub>	0	—	0,4	V
Output voltage HIGH	I <sub>OH</sub> = 0,8 mA	V <sub>OH</sub>	V <sub>DD</sub> -0,4	—	V <sub>DD</sub>	V
<b>Analogue outputs</b>						
	Y, U, V at output load = 22 kΩ					
Output voltage LOW		V <sub>OL</sub>	0,80	—	1,45	V
Output voltage HIGH		V <sub>OH</sub>	3,75	—	4,75	V
Output level n+1 (step)	note 1	V <sub>n</sub>	level n	level n + V <sub>s</sub>	level n + 2V <sub>s</sub>	V
Output voltage HIGH to output voltage LOW with 1 kΩ load		V <sub>OH</sub> -V <sub>OL</sub>	1,75	1,95	2,15	V
<b>Voltage reference</b>						
Output voltage	V <sub>DD</sub> = 5 V	V <sub>O</sub>	0,7	—	1,3	V

**Note to the DC characteristics**

1.  $V_s = \frac{V_{OH}-V_{OL}}{31}$

## AC CHARACTERISTICS

 $V_{DD} = 5\text{ V} \pm 5\%$ ;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Input capacitance		$C_i$	—	—	3	pF
AD0 - AD4 to ACL data set-up time	Fig. 8	$t_{SU}; \text{DAT}$	30	—	—	ns
data hold time		$t_{HD}; \text{DAT}$	10	—	—	ns
DR0 - DR7 to DCL data set-up time	Fig. 7	$t_{SU}; \text{DAT}$	30	—	—	ns
data hold time		$t_{HD}; \text{DAT}$	10	—	—	ns
HA, HD, VA, VD ACL	notes 1 to 4 note 5					
pulse width LOW		$t_{WL}$	25	—	—	ns
pulse width HIGH		$t_{WH}$	25	—	—	ns
rise time		$t_r$	—	—	7	ns
fall time		$t_f$	—	—	7	ns
frequency		$f_{ACL}$	—	10,9	—	MHz
DCL	note 6					
pulse width LOW		$t_{WL}$	18	—	—	ns
pulse width HIGH		$t_{WH}$	18	—	—	ns
rise time		$t_r$	—	—	4	ns
fall time		$t_f$	—	—	4	ns
frequency		$f_{DCL}$	—	15,8	—	MHz
<b>Outputs</b>	DCL = 15,8 MHz					
Load capacitance		$C_L$	—	—	20	pF
DCL to DR0 - DR7 propagation delay	Fig. 6	$t_d$	10	—	135	ns
DCL to RADDR0 - RADDR12 and CS8K propagation delay	Fig. 6	$t_d$	0	—	70	ns
DCL to $\overline{\text{ROE}}$ propagation delay	Fig. 6	$t_d$	0	—	150	ns
DCL to $\overline{\text{WE}}$ (falling edge) propagation delay	Fig. 6	$t_d$	70	—	105	ns
DCL to $\overline{\text{WE}}$ (rising edge) propagation delay	Fig. 6	$t_d$	195	—	235	ns
DCL to PFB propagation delay	Fig. 7	$t_d$	0	—	50	ns
ACL to ADCL propagation delay	Fig. 8	$t_d$	0	—	115	ns
ACL to S0 and S1 propagation delay	Fig. 8	$t_d$	0	—	115	ns

Notes to the AC characteristics

1. Pulse width HA (typ. 250 ns): the first sample of a line occurs after approximately 124 periods of ACL (counted on the negative edge of HA). The internal horizontal acquisition off-set value is chosen in such a way that  $ACL = 10,9 \text{ MHz}$ , when this condition is satisfied the acquired picture is centralized within the PIP. The off-set value is dependent upon the acquisition frequency, 50 Hz or 60 Hz (124 ACL periods of 50 Hz and 108 ACL periods of 60 Hz). If the pulse width of HA increases, the acquired picture will shift to the left within the PIP picture (see Fig. 4).




Fig. 4 PIP position; (a)  $ACL = 10,9 \text{ MHz}$ , (b)  $\Delta t = -1/3 \Delta W_{HA}$ .

DEVELOPMENT DATA

2. Pulse width HD (typ. 250 ns): the first sample of a line is displayed after XXX periods of DCL with respect to the negative edge of HD. The internal horizontal display off-set is fixed in the hardware and depends upon the frequency (50 Hz or 60 Hz) and the right/left position of the display.

The following values are implemented:

- 50 Hz; position of display, right;  $t = 574$  periods of DCL
- 50 Hz; position of display, left;  $t = 134$  periods of DCL
- 60 Hz; position of display, right;  $t = 558$  periods of DCL
- 60 Hz; position of display, left;  $t = 126$  periods of DCL

If the pulse width of HD increases the distance between screen border and the left border of the PIP will enlarge and the picture will shift to the right. The width of the complete PIP, inclusive of border, is 268 clock pulses.

3. VA pulse width, minimum 8 pulses of ACL.
4. VD pulse width, minimum 5 pulses of DCL.

5. If  $ACL = k \times 10,9$  MHz, the effects are shown in Fig. 5:

- if  $k > 1$  then the acquired picture will be expanded horizontally and its centre will shift to the right.
- if  $k < 1$  then the acquired picture will be reduced horizontally and its center will shift to the left.





Fig. 5 PIP geometry; (a)  $k > 1$ , (b)  $k < 1$ .

6. DCL: if  $DCL \neq 15,8$  MHz but  $DCL = k \times 15,8$  MHz the effects are:


- all horizontal sizes and values are multiplied by  $k$ .



7Z21259.1

Fig. 6 Data and display clock timing waveform.

DEVELOPMENT DATA



7Z21260.1

Fig. 7 Data and display clock timing waveform.





Fig. 8 Input data and acquisition clock waveform.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.



APPLICATION INFORMATION

DEVELOPMENT DATA




Fig. 9 Application diagram, using SAA9068.



## DIGITAL VERTICAL FILTER (DVF)

## GENERAL DESCRIPTION

The SAA9069 is a digital vertical line filter for use in picture-in-picture applications. The DVF accomplishes the filtering by computing the average of three horizontal video lines. The summation is carried out in the following order, 1/4 x line 1, 1/2 x line 2 and 1/4 x line 3. The DVF outputs the averaged information during the third line period. The 5-bit data is multiplied by a weighting factor and added to the output of the 201-bit long, 6-bit wide shift register which is used as a line memory to store input data or the averaged data. The most significant 5-bits are output as filtered data. The DVF has been designed for use with the Picture-in-Picture Controller (SAA9068) in digital or analogue televisions.

## Features

- 201-bit shift register for storage of input data or the averaged data
- Most significant 5-bits are output as filtered data

## QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		V <sub>DD</sub>	-0,5	—	7,0	V
Input voltage range		V <sub>I</sub>	-0,5	—	V <sub>DD</sub> +0,5	V
Maximum input current		I <sub>IM</sub>	—	—	±10	μA
Maximum output current		I <sub>OM</sub>	—	—	±10	μA
<b>Inputs</b>						
Input voltage LOW		V <sub>IL</sub>	0	—	0,8	V
Input voltage HIGH		V <sub>IH</sub>	2,0	—	V <sub>DD</sub>	V
<b>Outputs</b>						
Output voltage LOW	I <sub>OL</sub> = 2,0 mA	V <sub>OL</sub>	0	—	0,4	V
Output voltage HIGH	I <sub>OH</sub> = 1,5 mA	V <sub>OH</sub>	V <sub>DD</sub> -0,4	—	V <sub>DD</sub>	V

## PACKAGE OUTLINE

20-lead mini-pack; plastic (SO20; SOT163A)




Fig. 1. Block diagram.




Fig. 2 Pinning diagram.

DEVELOPMENT DATA

**PINNING**

**Power supplies**

1	V <sub>DD1</sub>	positive supply voltage
10	TEST	test pin; normally connected to ground
11	V <sub>SS</sub>	ground (0 V)

**Inputs**

5 to 9	ADIN4 to ADIN0	5-bit input data from ADC (timing information shown in Fig. 4)
17	ADCLIN	clock signal from SAA9068. The signal is buffered and then fed directly to the clock input of the ADC
18 to 19	SIN1 to SIN0	control signals for analogue multiplexer from SAA9068. Delayed by 2 and 1 ADCL clock pulses, these signals are inverted and then fed to the analogue multiplexer
20	VF3	signal from SAA9068 (at line rate) used to determine the K-factor, addition sequence and provide a general reset (see Fig. 6)

**Outputs**

2 to 3	SOUT0 to SOUT1	regenerated SIN0 and SIN1 signals used for proper data selection (due to delay of the DVF)
4	ADCLOUT	buffered output of ADCL
12 to 16	ADOUT0 to ADOUT4	filtered 5-bit data output. Data is only valid on one of the three lines (determined by VF3)

**FUNCTIONAL DESCRIPTION** (see Figs 1 and 3 to 7)

The main functions of the DVF are as follows:

**Multiplexing/Multiplying**

The incoming 5-bit data from the ADC is clocked through a block of flip-flops and then fed to a multiplexer/multiplier where line 1 is shifted 1-bit to right ( $K = 1/4$ ), line 2 is unshifted ( $K = 1/2$ ) and line 3 is shifted 1-bit to right ( $K = 1/4$ ). The multiplexer is controlled by a signal derived from the VF3 signal. This creates a 5-bit signal which is retained during the filtering process.

**Addition**

The data is then added, with 6-bits of resolution, to the output of the shift register to form the new averaged data. This data is then fed to the 6-bit shift register (the first line has a binary 1 added, which is used as a rounding factor). The 5 most significant bits of data are output to two blocks of flip-flops. The first block provides the synchronization with the shift register clock and the second block with the output clock.

**Synchronization**

The ADCL clock and the analogue selection control signals are received from SAA9068. These signals ensure the synchronous operation between the two devices. Whether the EDVF is used or not the phase relationship between these signals always remains the same. The buffered ADCL clock signal is used as the shift register clock, while S1 and S0 are delayed in order to derive the proper data stream from the ADC. The required ADC characteristics are shown in Fig. 5.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	-0,5	7,0	V
Input voltage range	note 1	$V_I$	-0,5	$V_{DD}+0,5$	V
Input voltage	pin 19	$V_{19-11}$	-0,5	9	V
Maximum input current		$I_{IM}$	-	$\pm 10$	mA
Maximum output current		$I_{OM}$	-	$\pm 10$	mA
Maximum supply current in $V_{SS}$		$I_{SS}$	-	60	mA
Maximum supply current in $V_{DD}$		$I_{DD}$	-	60	mA
Maximum power dissipation per output		P	-	40	mW
Total power dissipation		$P_{tot}$	-	300	mW
Storage temperature range		$T_{stg}$	-55	+150	°C

**Note**

1. Input voltage should not exceed 7 V unless otherwise specified.

DEVELOPMENT DATA

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

## DC CHARACTERISTICS

 $V_{DD} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ , unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply current</b>						
Quiescent current	$T_{amb} = 25\text{ }^{\circ}\text{C}$ ; all inputs to $V_{DD}$ or $V_{SS}$	$I_{DD}$	—	—	10	$\mu\text{A}$
<b>Inputs</b>						
Input voltage LOW	all inputs	$V_{IL}$	0	—	0,8	V
Input voltage HIGH		$V_{IH}$	2,0	—	$V_{DD}$	V
Input leakage current LOW		$I_{IL}$	—	—	1,0	$\mu\text{A}$
Input leakage current HIGH		$I_{IH}$	—	—	1,0	$\mu\text{A}$
<b>Outputs</b>						
Output voltage LOW	all outputs	$V_{OL}$	0	—	0,4	V
Output voltage HIGH		$V_{OH}$	$V_{DD}-0,4$	—	$V_{DD}$	V

## AC CHARACTERISTICS

 $V_{DD} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ , unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Inputs</b>						
Input capacitance	all inputs; except ADCLIN	$C_I$	—	—	7,5	pF
Set-up time	see Fig. 4	$t_{SU}$	30	—	—	ns
Hold time		$t_{HD}$	10	—	—	ns
<b>ADCLIN</b>						
Pulse frequency		$f_{max}$	—	5,33	—	MHz
Pulse width LOW		$t_{WL}$	45	—	—	ns
Pulse width HIGH		$t_{WH}$	65	—	—	ns
<b>Outputs</b>						
Propagation delay	all outputs; except ADCLOUT	$t_{OD}$	—	—	50	ns
Output hold		$t_{OH}$	0	—	—	ns
<b>ADCLOUT</b>						
Propagation delay	see Fig. 3	$t_{OD}$	—	—	30	ns



TIMING INFORMATION




Fig. 3 Input and output clock signal phase relationship.

DEVELOPMENT DATA




Fig. 4 Input and output data phase relationship.




Fig. 5 Timing diagram.




Fig. 6 ADC required.




Fig. 7 Clock cycle diagram.

## 7-BIT ANALOGUE-TO-DIGITAL CONVERTER (ADC 7)

## GENERAL DESCRIPTION

The SAA9079 is a monolithic NMOS 7-bit analogue-to-digital converter (ADC) designed for video applications. The device converts the analogue input signal into 7-bit binary coded digital words at a sampling rate of 22 MHz.

The circuit comprises 129 comparators, a reference resistor chain, combining logic, transcoder stages, and TTL output buffers which are positive edge triggered and can be switched into 3-state mode. The digital output is selectable in two's complement or binary coding.

The use of separate outputs for overflow and underflow detection facilitates full-scale driving.

## Features

- 7-bit resolution
- No external sample and hold required
- High input impedance
- Binary or two's complement 3-state TTL outputs
- Overflow and underflow 3-state TTL outputs
- All outputs positive-edge triggered
- Standard 24-pin package

## Applications

- High-speed A/D conversion
- Video signal digitizing
- Radar pulse analysis
- Transient signal analysis
- High energy physics research

## QUICK REFERENCE DATA

Measured over full voltage and temperature range unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage (pins 3, 12, 23)		V <sub>DD5</sub>	4.5	—	5.5	V
Supply voltage (pin 24)		V <sub>DD10</sub>	9.5	—	10.5	V
Supply current (pins 3, 12, 23)	note 1	I <sub>DD5</sub>	—	—	65	mA
Supply current (pin 24)	note 1	I <sub>DD10</sub>	—	—	13	mA
Reference current (pins 4, 20)		I <sub>ref</sub>	150	—	450	μA
Reference voltage LOW (pin 20)		V <sub>refL</sub>	2.4	2.5	2.6	V
Reference voltage HIGH (pin 4)		V <sub>refH</sub>	5.0	5.1	5.2	V
Non-linearity integral	f <sub>i</sub> = 1.1 kHz	INL	—	—	± ½	LSB
differential		DNL	—	—	± ½	LSB
−3 dB Bandwidth		B	11	—	—	MHz
Clock frequency (pin 14)		f <sub>CLK</sub>	1	—	22	MHz
Total power dissipation	note 1	P <sub>tot</sub>	—	—	500	mW


## Note to quick reference data

1. Measured under nominal conditions: V<sub>DD5</sub> = 5 V; V<sub>DD10</sub> = 10 V; T<sub>amb</sub> = 22 °C.

## PACKAGE OUTLINES

24-lead DIL; plastic (SOT101A).

24-lead mini-pack; plastic (SO24; SOT137A).



**Note**

All three pins 3, 12 and 23 must be connected to positive supply voltage + 5 V.

Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

## PINNING

1	$V_I$	analogue voltage input
2	AGND	analogue ground
3	$V_{DD5}$	positive supply voltage (+ 5 V)
4	$V_{refH}$	reference voltage HIGH
5	STC	select two's complement
6	OVFL	overflow
7	bit 6	most-significant bit (MSB)
8	bit 5	
9	bit 4	
10	bit 3	
11	bit 2	
12	$V_{DD5}$	positive supply voltage (+ 5 V)
13	DGND	digital ground
14	$f_{CLK}$	clock input
15	bit 1	
16	bit 0	least-significant bit (LSB)
17	UNFL	underflow
18	$\overline{CE1}$	chip enable input 1
19	$V_{BB}$	back bias output
20	$V_{refL}$	reference voltage LOW
21	CE2	chip enable input 2
22	n.c.	not connected
23	$V_{DD5}$	positive supply voltage (+ 5 V)
24	$V_{DD10}$	positive supply voltage (+ 10 V)

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range (pins 3, 12, 23)	$V_{DD5}$	-0.5	+ 7.0	V
Supply voltage range (pin 24)	$V_{DD10}$	-0.5	+ 12.0	V
Input voltage range	$V_I$	-0.5	+ 7.0	V
Output current	$I_O$	-	5	mA
Total power dissipation	$P_{tot}$	-	1	W
Storage temperature range	$T_{stg}$	-65	+ 150	°C
Operating ambient temperature range	$T_{amb}$	0	+ 70	°C

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

**CHARACTERISTICS**

$V_{DD5} = V_{3, 12, 23-13} = 4.5$  to  $5.5$  V;  $V_{DD10} = V_{24-2} = 9.5$  to  $10.5$  V;  $C_{BB} = 100$  nF;  
 $T_{amb} = 0$  to  $+70$  °C

parameter	symbol	min.	typ.	max.	unit
<b>Supply</b>					
Supply voltage (pins 3, 12, 23)	$V_{DD5}$	4.5	—	5.5	V
Supply voltage (pin 24)	$V_{DD10}$	9.5	—	10.5	V
Supply current (pins 3, 12, 23)	$I_{DD5}$	—	—	85	mA
Supply current (pin 24)	$I_{DD10}$	—	—	18	mA
<b>Reference voltages</b>					
Reference voltage LOW (pin 20)	$V_{refL}$	2.4	2.5	2.6	V
Reference voltage HIGH (pin 4)	$V_{refH}$	5.0	5.1	5.2	V
Reference current	$I_{ref}$	150	—	450	$\mu$ A
<b>Inputs</b>					
Clock input (pin 14)					
Input voltage LOW	$V_{IL}$	-0.3	—	0.8	V
Input voltage HIGH (note 1)	$V_{IH}$	3.0	—	$V_{DD5}$	V
Digital input levels (pins 5, 18, 21; note 2)					
Input voltage LOW	$V_{IL}$	0	—	0.8	V
Input voltage HIGH	$V_{IH}$	2.0	—	$V_{DD5}$	V
Input current					
at $V_5 = 0$ V; $V_{13} = GND$	$-I_5$	15	—	70	$\mu$ A
at $V_{18} = 5$ V; $V_{13} = GND$	$I_{18}$	15	—	70	$\mu$ A
at $V_{21} = 0$ V; $V_{13} = GND$	$-I_{21}$	15	—	120	$\mu$ A
Input leakage current (except pins 5, 18 and 21)	$I_{LI}$	—	—	10	$\mu$ A
Analogue input levels (pin 1) at $V_{refL} = 2.5$ V; $V_{refH} = 5.1$ V					
Input voltage amplitude (peak-to-peak value)	$V_{I(p-p)}$	—	2.6	—	V
Input capacitance (note 3)	$C_{1-2}$	—	—	30	pF

**Notes to characteristics**

- Maximum input voltage must not exceed 5.0 V.
- If pin 5 is LOW binary coding is selected.  
If pin 5 is HIGH two's complement is selected.  
If pin 5, 18 and 21 are open-circuit, pin 5, 21 are HIGH and pin 18 is LOW.  
For output coding see Table 1 and mode selection see Table 2.
- Tested on sample base.

parameter	symbol	min.	max.	unit
<b>Outputs</b>				
Digital voltage outputs (pins 6 to 11 and 15 to 17)				
Output voltage LOW at $I_O = 2 \text{ mA}$	$V_{OL}$	0	+0.4	V
Output voltage HIGH at $-I_O = 0.5 \text{ mA}$	$V_{OL}$	2.4	$V_{DD5}$	V

**Table 1** Output coding ( $V_{refL} = 2.50 \text{ V}$ ;  $V_{refH} = 5.08 \text{ V}$ )

step	$V_{1-2}$ note 1	UNFL	OVFL	binary bit 6 – bit 0	two's complement bit 6 – bit 0
underflow	$< 2.51$	1	0	0 0 0 0 0 0 0	1 0 0 0 0 0 0
0	2.51	0	0	0 0 0 0 0 0 0	1 0 0 0 0 0 0
1	2.53	0	0	0 0 0 0 0 0 1	1 0 0 0 0 0 1
.	.	.	.	.	.
.	.	.	.	.	.
.	.	.	.	.	.
126	5.03	0	0	1 1 1 1 1 1 0	0 1 1 1 1 1 0
127	5.05	0	0	1 1 1 1 1 1 1	0 1 1 1 1 1 1
overflow	$\geq 5.07$	0	1	1 1 1 1 1 1 1	0 1 1 1 1 1 1

DEVELOPMENT DATA

steps  
2-125

**Note to Table 1**

- 1. Approximate values.

**Table 2** Mode selection

$\overline{CE1}$	CE2	bit 0 to bit 6	UNFL, OVFL
X	0	HIGH impedance	HIGH impedance
0	1	active	active
1	1	HIGH impedance	active

**CHARACTERISTICS** (continued)

$V_{DD5} = V_3, 12, 23-13 = 4.5 \text{ V to } 5.5 \text{ V}$ ;  $V_{DD10} = V_{24-2} = 9.5 \text{ V to } 10.5 \text{ V}$ ;  $V_{refL} = 2.5 \text{ V}$ ;  
 $V_{refH} = 5.1 \text{ V}$ ;  $f_{CLK} = 22 \text{ MHz}$ ;  $C_{BB} = 100 \text{ nF}$ ;  $T_{amb} = 0 \text{ to } +70 \text{ }^\circ\text{C}$


parameter	symbol	min.	max.	unit
<b>Timing characteristics</b> (see also Fig. 3)				
Clock input (pin 14)				
Clock frequency	$f_{CLK}$	1	22	MHz
Clock cycle time LOW	$t_{LOW}$	20	—	ns
Clock cycle time HIGH	$t_{HIGH}$	20	—	ns
Input rise and fall times (pin 1)				
rise time	$t_r$	—	5	ns
fall time	$t_f$	—	5	ns
<b>Analogue input</b> (note 1)				
Bandwidth (−3 dB)	B	11	—	MHz
Non-harmonic noise		—	−36	dB
Peak error (non-harmonic noise)		—	3	LSB
Harmonics (full scale)				
fundamental	$f_0$	—	0	dB
RMS (2nd and 3rd harmonic)	$f_{2,3}$	—	−28	dB
RMS (4th + 5th + 6th + 7th harmonic)	$f_{4-7}$	—	−35	dB
<b>Digital outputs</b> (notes 1 and 2)				
Output hold time	$t_{HOLD}$	6	—	ns
Output delay time at $C_L = 15 \text{ pF}$	$t_d$	—	38	ns
Output delay time at $C_L = 50 \text{ pF}$	$t_d$	—	48	ns
3-state delay time	$t_{dt}$	—	25	ns
Capacitive output load	$C_{OL}$	0	15	pF
Transfer function				
Non-linearity at $f_i = 1.1 \text{ kHz}$				
integral	INL	—	$\pm \frac{1}{2}$	LSB
differential	DNL	—	$\pm \frac{1}{2}$	LSB

**Notes to timing characteristics**

1. Clock input rise and fall times are at the maximum clock frequency (10% and 90% levels).
2. The timing values of the digital outputs at pins 6 to 11 and 15 to 17 are measured with the clock input reference level at 1.5 V.



DEVELOPMENT DATA



(1) There is a delay of 3 clock cycles between sampling of an analogue input signal and the corresponding digital output.

Fig. 3 Timing diagram.

**APPLICATION INFORMATION**

The minimum and maximum values provided in the data sheet are guaranteed over the whole voltage and temperature range. This note gives additional information to the data sheet where the typical values indicate the behaviour under nominal conditions;  $V_{DD5} = 5\text{ V}$ ,  $V_{DD10} = 10\text{ V}$ ,  $T_{\text{amb}} = 22\text{ }^{\circ}\text{C}$ .

parameter	symbol	typ.	unit
<b>Supply</b>			
Supply current (pins 3, 12, 23)	$I_{DD5}$	51	mA
Supply current (pin 24)	$I_{DD10}$	11	mA
Maximum clock frequency	$f_{\text{CLK}}$	25	MHz
Bandwidth ( $-3\text{ dB}$ )	B	20	MHz
Total power dissipation	$P_{\text{tot}}$	365	mW
Peak error (non-harmonic noise)		1.5	LSB
Suppression of harmonics sum of:			
$f_{2\text{nd}} + f_{3\text{rd}}$		31	dB
$f_{4\text{th}} + f_{5\text{th}} + f_{6\text{th}} + f_{7\text{th}}$		39	dB
Non-linearity			
integral	INL	$\pm 1/4$	LSB
differential	DNL	$\pm 1/3$	LSB
Differential gain	dG	$\pm 3$	%
Differential phase	dP	$\pm 1$	%
Large signal phase error	$P_e$	10	deg
Non-harmonic noise		40	dB
Duty factor (20.25 MHz)		$50 \pm 10$	%

Typical values are measured on sample base.

**Application recommendation**

Spikes at the 10 V supply input must be avoided (e. g. overshoots during switching).  
Even a spike duration of less than  $1\text{ }\mu\text{s}$  can destroy the device.

### Test philosophy

Fig. 4 is a block diagram showing analogue-to-digital testing with a phase locked signal source. The signal generator provides a 5 MHz sinewave for the device under test (except for the linearity test). The 22 MHz clock input is provided by the clock generator. The phase relationship between signal and clock generator is shifted by 100 pico sec. each signal period to provide an effective clock rate of 10 GHz for analysis.

Most calculations are carried out in the spectral domain using Fast Fourier Transformation (FFT) and the inverse FFT to return to time domain.

The successive processing completes the specific measurement (Fig. 5 and 6).

The non-linearities of the converter, integral (INL) and differential (DNL), are measured using a low frequency ramp signal. Within a general uncertain range of conversion between two steps the output signal of the converter randomly switches.

After low-pass filtering the different step width is used for calculating the line of least squares to obtain integral non-linearity.






Fig. 4 Analogue-to-digital converter testing with locked signal source.

APPLICATION INFORMATION (continued)



Where: FFT = Fast Fourier Transformation.  
IFFT = Inverse Fast Fourier Transformation.

Fig. 5 Sinewave test; non-harmonic noise and peak error.



Where: INL = Integral Non-Linearity.  
DNL = Differential Non-Linearity.

Fig. 6 Low frequency ramp test; linearity.



## COMPUTER INTERFACE FOR TUNING AND CONTROL (CITAC)

### GENERAL DESCRIPTION

The SAB3035 provides closed-loop digital tuning of TV receivers, with or without a.f.c., as required. It also controls up to 8 analogue functions, 4 general purpose I/O ports and 4 high-current outputs for tuner band selection.

The IC is used in conjunction with a microcomputer from the MAB8400 family and is controlled via a two-wire, bidirectional I<sup>2</sup>C bus.

### Features


- Combined analogue and digital circuitry minimizes the number of additional interfacing components required
- Frequency measurement with resolution of 50 kHz
- Selectable prescaler divisor of 64 or 256
- 32 V tuning voltage amplifier
- 4 high-current outputs for direct band selection
- 8 static digital to analogue converters (DACs) for control of analogue functions
- Four general purpose input/output (I/O) ports
- Tuning with control of speed and direction
- Tuning with or without a.f.c.
- Single-pin, 4 MHz on-chip oscillator
- I<sup>2</sup>C bus slave transceiver

### QUICK REFERENCE DATA

Supply voltages			
(pin 16)	V <sub>P1</sub>	typ.	12 V
(pin 22)	V <sub>P2</sub>	typ.	13 V
(pin 17)	V <sub>P3</sub>	typ.	32 V
Supply currents (no outputs loaded)			
(pin 16)	I <sub>P1</sub>	typ.	32 mA
(pin 22)	I <sub>P2</sub>	typ.	0,1 mA
(pin 17)	I <sub>P3</sub>	typ.	0,6 mA
Total power dissipation	P <sub>tot</sub>	typ.	400 mW
Operating ambient temperature range	T <sub>amb</sub>	-20 to +70 °C	

### PACKAGE OUTLINE

28-lead DIL; plastic (SOT117).



7290132

Fig. 1 Block diagram.

DEVELOPMENT DATA





Fig. 2 Pinning diagram.

**PINNING**

1	DAC4	} outputs of static DACs
2	DAC5	
3	DAC6	
4	DAC7	
5	SDA	} I <sup>2</sup> C bus
6	SCL	
7	P20	} general purpose input/output ports
8	P21	
9	P22	
10	P23	} a.f.c. inputs
11	AFC+	
12	AFC-	
13	TI	tuning voltage amplifier inverting input
14	GND	ground
15	TUN	tuning voltage amplifier output
16	V <sub>P1</sub>	+ 12 V supply voltage
17	V <sub>P3</sub>	+ 32 V supply for tuning voltage amplifier
18	P10	} High-current band-selection output ports
19	P11	
20	P12	
21	P13	
22	V <sub>P2</sub>	positive supply for high-current band-selection output circuits
23	FDIV	input from prescaler
24	OSC	crystal oscillator input
25	DAC0	} outputs of static DACs
26	DAC1	
27	DAC2	
28	DAC3	



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

## FUNCTIONAL DESCRIPTION

The SAB3035 is a monolithic computer interface which provides tuning and control functions and operates in conjunction with a microcomputer via an I<sup>2</sup>C bus.

### Tuning

This is performed using frequency-locked loop digital control. Data corresponding to the required tuner frequency is stored in a 15-bit frequency buffer. The actual tuner frequency, divided by a factor of 256 (or by 64) by a prescaler, is applied via a gate to a 15-bit frequency counter. This input (FDIV) is measured over a period controlled by a time reference counter and is compared with the contents of the frequency buffer. The result of the comparison is used to control the tuning voltage so that the tuner frequency equals the contents of the frequency buffer multiplied by 50 kHz within a programmable tuning window (TUW).

The system cycles over a period of 6,4 ms (or 2,56 ms), controlled by the time reference counter which is clocked by an on-chip 4 MHz reference oscillator. Regulation of the tuning voltage is performed by a charge pump frequency-locked loop system. The charge IT flowing into the tuning voltage amplifier is controlled by the tuning counter, 3-bit DAC and the charge pump circuit. The charge IT is linear with the frequency deviation  $\Delta f$  in steps of 50 kHz. For loop gain control, the relationship  $\Delta IT/\Delta f$  is programmable. In the normal mode (when control bits TUHN0 and TUHN1 are both at logic 1, see OPERATION), the minimum charge IT at  $\Delta f = 50$  kHz equals  $250 \mu A \mu s$  (typical).

By programming the tuning sensitivity bits (TUS), the charge IT can be doubled up to 6 times. If correction-in-band (COIB) is programmed, the charge can be further doubled up to three times in relation to the tuning voltage level. From this, the maximum charge IT at  $\Delta f = 50$  kHz equals  $2^6 \times 2^3 \times 250 \mu A \mu s$  (typical).

The maximum tuning current I is  $875 \mu A$  (typical). In the tuning-hold (TUHN) mode (TUHN is active LOW), the tuning current I is reduced and as a consequence the charge into the tuning amplifier is also reduced.

An in-lock situation can be detected by reading FLOCK. When the tuner oscillator frequency is within the programmable tuning window (TUW), FLOCK is set to logic 1. If the frequency is also within the programmable a.f.c. hold range (AFCR), which always occurs if AFCT is wider than TUW, control bit AFCT can be set to logic 1. When set, digital tuning will be switched off, a.f.c. will be switched on and FLOCK will stay at logic 1 as long as the oscillator frequency is within AFCT. If the frequency of the tuning oscillator does not remain within AFCT, AFCT is cleared automatically and the system reverts to digital tuning. To be able to detect this situation, the occurrence of positive and negative transitions in the FLOCK signal can be read (FL/1N and FL/0N). AFCT can also be cleared by programming the AFCT bit to logic 0.

The a.f.c. has programmable polarity and transconductance; the latter can be doubled up to 3 times, depending on the tuning voltage level if correction-in-band is used.

The direction of tuning is programmable by using control bits TDIRD (tuning direction down) and TDIRU (tuning direction up). If a tuner enters a region in which oscillation stops, then, providing the prescaler remains stable, no FDIV signal is supplied to CITAC. In this situation the system will tune up, moving away from frequency lock-in. This situation is avoided by setting TDIRD which causes the system to tune down. In normal operation TDIRD must be cleared.

If a tuner stops oscillating and the prescaler becomes unstable by going into self-oscillation at a very high frequency, the system will react by tuning down, moving away from frequency lock-in. To overcome this, the system can be forced to tune up at the lowest sensitivity (TUS) value, by setting TDIRU.

Setting both TDIRD and TDIRU causes the digital tuning to be interrupted and a.f.c. to be switched on.

The minimum tuning voltage which can be generated during digital tuning is programmable by VTMI to prevent the tuner being driven into an unspecified low tuning voltage region.



**Control**

For tuner band selection there are four outputs P10 to P13 which are capable of sourcing up to 50 mA at a voltage drop of less than 600 mV with respect to the separate power supply input Vp2.

For additional digital control, four open collector I/O ports P20 to P23 are provided. Ports P22 and P23 are capable of detecting positive and negative transitions in their input signals. With the aid of port P20, up to three independent module addresses can be programmed.

Eight 6-bit digital-to-analogue converters DAC0 to DAC7 are provided for analogue control.

**Reset**

CITAC goes into the power-down-reset mode when Vp1 is below 8,5 V (typical). In this mode all registers are set to a defined state. Reset can also be programmed.

**OPERATION**

**Write**

CITAC is controlled via a bidirectional two-wire I<sup>2</sup>C bus; the I<sup>2</sup>C bus is specified in our data handbook "ICs for digital systems in radio, audio, and video equipment". For programming, a module address, R/W bit (logic 0), an instruction byte and a data/control byte are written into CITAC in the format shown in Fig. 3.

DEVELOPMENT DATA




Fig. 3 I<sup>2</sup>C bus write format.

The module address bits MA1, MA0 are used to give a 2-bit module address as a function of the voltage at port P20 as shown in Table 1.

Acknowledge (A) is generated by CITAC only when a valid address is received and the device is not in the power-down-reset mode (Vp1 > 8,5 V (typical)).

**Table 1** Valid module addresses

MA1	MA0	P20
0	0	don't care
0	1	GND
1	0	½Vp1
1	1	Vp1

**OPERATION** (continued)

**Tuning**

Tuning is controlled by the instruction and data/control bytes as shown in Fig. 4.




Fig. 4 Tuning control format.

7290125

*Frequency*

Frequency is set when bit I<sub>7</sub> of the instruction byte is set to logic 1; the remainder of this byte together with the data/control byte are loaded into the frequency buffer. The frequency to which the tuner oscillator is regulated equals the decimal representation of the 15-bit word multiplied by 50 kHz. All frequency bits are set to logic 1 at reset.

*Tuning hold*

The TUHN bits are used to decrease the maximum tuning current and, as a consequence, the minimum charge IT (at Δf = 50 kHz) into the tuning amplifier.

**Table 2** Tuning current control

TUHN1	TUHN0	typ. I <sub>max</sub> μA	typ. IT <sub>min</sub> μA μs	typ. ΔV <sub>TUNmin</sub> at C <sub>INT</sub> = 1 μF μV
0	0	3,5*	1*	1*
0	1	29	8	8
1	0	110	30	30
1	1	875	250	250

\* Values after reset.

During tuning but before lock-in, the highest current value should be selected. After lock-in the current may be reduced to decrease the tuning voltage ripple.

The lowest current value should not be used for tuning due to the input bias current of the tuning voltage amplifier (max. 5 nA). However it is good practice to program the lowest current value during tuner band switching.

*Tuning sensitivity*

To be able to program an optimum loop gain, the charge IT can be programmed by changing T using tuning sensitivity (TUS). Table 3 shows the minimum charge IT obtained by programming the TUS bits at Δf = 50 kHz; TUHN0 and TUHN1 = logic 1.

**Table 3** Minimum charge  $I_T$  as a function of TUS $\Delta f = 50$  kHz; TUHN0 = logic 1; TUHN1 = logic 1

TUS2	TUS1	TUS0	typ. $I_{Tmin}$ mA $\mu$ s	typ. $\Delta V_{TUNmin}$ at $C_{INT} = 1 \mu F$ mV
0	0	0	0,25*	0,25*
0	0	1	0,5	0,5
0	1	0	1	1
0	1	1	2	2
1	0	0	4	4
1	0	1	8	8
1	1	0	16	16

\* Values after reset.

*Correction-in-band*

This control is used to correct the loop gain of the tuning system to reduce in-band variations due to a non-linear voltage/frequency characteristic of the tuner. Correction-in-band (COIB) controls the time  $T$  of the charge equation  $I_T$  and takes into account the tuning voltage  $V_{TUN}$  to give charge multiplying factors as shown in Table 4.

**Table 4** Programming correction-in-band

COIB1	COIB0	charge multiplying factors at typical values of $V_{TUN}$ at:			
		< 12 V	12 to 18 V	18 to 24 V	> 24 V
0	0	1*	1*	1*	1*
0	1	1	1	1	2
1	0	1	1	2	4
1	1	1	2	4	8

\* Values after reset.

The transconductance multiplying factor of the a.f.c. amplifier is similar when COIB is used, except for the lowest transconductance which is not affected.

*Tuning window*

Digital tuning is interrupted and FLOCK is set to logic 1 (in-lock) when the absolute deviation  $|\Delta f|$  between the tuner oscillator frequency and the programmed frequency is smaller than the programmed TUW value (see Table 5). If  $|\Delta f|$  is up to 50 kHz above the values listed in Table 5, it is possible for the system to be locked depending on the phase relationship between FDIV and the reference counter.

**Table 5** Tuning window programming

TUW1	TUW0	$ \Delta f $ (kHz)	tuning window (kHz)
0	0	0*	0*
0	1	50	100
1	0	150	300

\* Values after reset.

**OPERATION** (continued)*A.F.C.*

When AFCT is set to logic 1 it will not be cleared and the a.f.c. will remain on as long as  $|\Delta f|$  is less than the value programmed for the a.f.c. hold range AFCR (see Table 6). It is possible for the a.f.c. to remain on for values of up to 50 kHz more than the programmed value depending on the phase relationship between FDIV and the reference counter.

**Table 6** A.F.C. hold range programming

AFCR1	AFCR0	$ \Delta f $ (kHz)	a.f.c. hold range (kHz)
0	0	0*	0*
0	1	350	700
1	0	750	1500

\* Values after reset.

*Transconductance*

The transconductance (g) of the a.f.c. amplifier is programmed via the a.f.c. sensitivity bits AFCS as shown in Table 7.

**Table 7** Transconductance programming

AFCS1	AFCS0	typ. transconductance ( $\mu A/V$ )
0	0	0,25*
0	1	25
1	0	50
1	1	100

\* Value after reset.

*A.F.C. polarity*

If a positive differential input voltage is applied to the (switched on) a.f.c. amplifier, the tuning voltage  $V_{TUN}$  falls when the a.f.c. polarity bit AFCP is at logic 0 (value after reset). At AFCP = logic 1,  $V_{TUN}$  rises.

*Minimum tuning voltage*

Both minimum tuning voltage control bits, VTMI1 and VTMI0, are at logic 0 after reset. Further details are given in CHARACTERISTICS.

*Frequency measuring window*

The frequency measuring window which is programmed must correspond with the division factor of the prescaler in use (see Table 8).

**Table 8** Frequency measuring window programming

FDIVM	prescaler division factor	cycle period (ms)	measuring window (ms)
0	256	6,4*	5,12*
1	64	2,56	1,28

\* Values after reset.

*Tuning direction*

Both tuning direction bits, TDIRU (up) and TDIRD (down), are at logic 0 after reset.



**OPERATION** (continued)

*Tuning/reset information bits*

- FLOCK** Set to logic 1 when the tuning oscillator frequency is within the programmed tuning window.
- FL/1N** Set to logic 0 (active LOW) when FLOCK changes from 0 to 1 and is reset to logic 1 automatically after tuning information has been read.
- FL/0N** As for FL/1N but is set to logic 0 when FLOCK changes from 1 to 0.
- FOV** Indicates frequency overflow. When the tuner oscillator frequency is too high with respect to the programmed frequency, FOV is at logic 1, and when too low, FOV is at logic 0. FOV is not valid when TDIRU and/or TDIRD are set to logic 1.
- RESN** Set to logic 0 (active LOW) by a programmed reset or a power-down-reset. It is reset to logic 1 automatically after tuning/reset information has been read.
- MWN** MWN (frequency measuring window, active LOW) is at logic 1 for a period of 1,28 ms, during which time the results of frequency measurement are processed. This time is independent of the cycle period. During the remaining time, MWN is at logic 0 and the received frequency is measured.  
  
When slightly different frequencies are programmed repeatedly and a.f.c. is switched on, the received frequency can be measured using FOV and FLOCK. To prevent the frequency counter and frequency buffer being loaded at the same time, frequency should be programmed only during the period of MWN = logic 0.

*Port information bits*

- P23/1N, P22/1N** Set to logic 0 (active LOW) at a LOW-to-HIGH transition in the input voltage on P23 and P22 respectively. Both are reset to logic 1 after the port information has been read.
- P23/0N, P22/0N** As for P23/1N and P22/1N but are set to logic 0 at a HIGH-to-LOW transition.
- PI23, PI22, PI21, PI20** Indicate input voltage levels at P23, P22, P21 and P20 respectively. A logic 1 indicates a HIGH input level.

**Reset**

The programming to reset all registers is shown in Fig. 7. Reset is activated only at data byte HEX 06. Acknowledge is generated at every byte, provided that CITAC is not in the power-down-reset mode. After the general call address byte, transmission of more than one data byte is not allowed.




Fig. 7 Reset programming.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges:

(pin 16)	$V_{P1}$	-0,3 to +18	V
(pin 22)	$V_{P2}$	-0,3 to +18	V
(pin 17)	$V_{P3}$	-0,3 to +36	V

Input/output voltage ranges:

(pin 5)	$V_{SDA}$	-0,3 to +18	V
(pin 6)	$V_{SCL}$	-0,3 to +18	V
(pins 7 to 10)	$V_{P2X}$	-0,3 to +18	V
(pins 11 and 12)	$V_{AFC+}, AFC-$	-0,3 to $V_{P1}^*$	V
(pin 13)	$V_{TI}$	-0,3 to $V_{P1}^*$	V
(pin 15)	$V_{TUN}$	-0,3 to $V_{P3}^*$	V
(pins 18 to 21)	$V_{P1X}$	-0,3 to $V_{P2}^{**}$	V
(pin 23)	$V_{FDIV}$	-0,3 to $V_{P1}^*$	V
(pin 24)	$V_{OSC}$	-0,3 to +5	V
(pins 1 to 4 and 25 to 28)	$V_{DACX}$	-0,3 to $V_{P1}^*$	V

Total power dissipation

 $P_{tot}$  max. 1000 mW

Storage temperature range

 $T_{stg}$  -55 to +125 °C

Operating ambient temperature range

 $T_{amb}$  -20 to +70 °C

DEVELOPMENT DATA

\* Pin voltage may exceed supply voltage if current is limited to 10 mA.

\*\* Pin voltage must not exceed 18 V but may exceed  $V_{P2}$  if current is limited to 200 mA.

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{P1}$ ,  $V_{P2}$ ,  $V_{P3}$  at typical voltages, unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltages	$V_{P1}$	10,5	12	13,5	V
	$V_{P2}$	4,7	13	16	V
	$V_{P3}$	30	32	35	V
Supply currents (no outputs loaded)	$I_{P1}$	20	32	50	mA
	$I_{P2}$	0	—	0,1	mA
	$I_{P3}$	0,2	0,6	2	mA
Additional supply currents (A) (note 1)	$I_{P2A}$	-2	—	$I_{OHP1X}$	mA
	$I_{P3A}$	0,2	—	2	mA
Total power dissipation	$P_{tot}$	—	400	—	mW
Operating ambient temperature	$T_{amb}$	-20	—	+70	$^{\circ}\text{C}$
<b>I<sup>2</sup>C bus inputs/outputs</b>					
SDA input (pin 5); SCL input (pin 6)					
Input voltage HIGH (note 2)	$V_{IH}$	3	—	$V_{P1}-1$	V
Input voltage LOW	$V_{IL}$	-0,3	—	1,5	V
Input current HIGH (note 2)	$I_{IH}$	—	—	10	$\mu\text{A}$
Input current LOW (note 2)	$I_{IL}$	—	—	10	$\mu\text{A}$
SDA output (pin 5, open collector)					
Output voltage LOW at $I_{OL} = 3\text{ mA}$	$V_{OL}$	—	—	0,4	V
Maximum output sink current	$I_{OL}$	—	5	—	mA
<b>Open collector I/O ports</b>					
P20, P21, P22, P23 (pins 7 to 10, open collector)					
Input voltage HIGH	$V_{IH}$	2	—	16	V
Input voltage LOW	$V_{IL}$	-0,3	—	0,8	V
Input current HIGH	$I_{IH}$	—	—	25	$\mu\text{A}$
Input current LOW	$-I_{IL}$	—	—	25	$\mu\text{A}$
Output voltage LOW at $I_{OL} = 2\text{ mA}$	$V_{OL}$	—	—	0,4	V
Maximum output sink current	$I_{OL}$	—	4	—	mA



parameter	symbol	min.	typ.	max.	unit
<b>A.F.C. amplifier</b>					
Inputs AFC+, AFC- (pins 11, 12)					
Transconductance for input voltages up to 1 V differential:					
AFCS1	AFCS2				
0	0	900	100	250	800 nA/V
0	1	901	15	25	35 $\mu$ A/V
1	0	910	30	50	70 $\mu$ A/V
1	1	911	60	100	140 $\mu$ A/V
Tolerance of transconductance multiplying factor (2, 4 or 8) when correction-in-band is used					
	$\Delta M_g$	-20	-	+20	%
Input offset voltage					
	$V_{loff}$	-75	-	+75	mV
Common mode input voltage					
	$V_{com}$	3	-	$V_{p1-2,5}$	V
Common mode rejection ratio					
	CMRR	-	50	-	dB
Power supply ( $V_{p1}$ ) rejection ratio					
	PSRR	-	50	-	dB
Input current					
	$I_I$	-	-	500	nA
<b>Tuning voltage amplifier</b>					
Input TI, output TUN (pins 13, 15)					
Maximum output voltage at $I_{load} = \pm 1,5$ mA					
	$V_{TUN}$	$V_{p3-1,6}$	-	$V_{p3-0,4}$	V
Minimum output voltage at $I_{load} = \pm 1,5$ mA					
VTMI1	VTMIO				
0	0	$V_{TM00}$	300	-	500 mV
1	0	$V_{TM10}$	450	-	650 mV
1	1	$V_{TM11}$	650	-	900 mV
Maximum output source current					
	$-I_{TUNH}$	2,5	-	8	mA
Maximum output sink current					
	$I_{TUNL}$	-	40	-	mA
Input bias current					
	$I_{TI}$	-5	-	+5	nA
Power supply ( $V_{p3}$ ) rejection ratio					
	PSRR	-	60	-	dB

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit	
<b>Tuning voltage amplifier (continued)</b>						
Minimum charge $I_T$ to tuning voltage amplifier						
TUHN1	TUHO					
0	0	CH00	0,4	1	1,7	$\mu A \mu s$
0	1	CH01	4	8	14	$\mu A \mu s$
1	0	CH10	15	30	48	$\mu A \mu s$
1	1	CH11	130	250	370	$\mu A \mu s$
Tolerance of charge (or $\Delta V_{TUN}$ ) multiplying factor when COIB and/or TUS are used						
		$\Delta CH$	-20	-	+20	%
Maximum current $I$ into tuning amplifier						
TUHN1	TUHO					
0	0	$I_{T00}$	1,7	3,5	5,1	$\mu A$
0	1	$I_{T01}$	15	29	41	$\mu A$
1	0	$I_{T10}$	65	110	160	$\mu A$
1	1	$I_{T11}$	530	875	1220	$\mu A$
<b>Correction-in-band</b>						
Tolerance of correction-in-band levels 12 V, 18 V and 24 V						
		$\Delta V_{CIB}$	-15	-	+15	%
<b>Band-select output ports</b>						
P10, P11, P12, P13 (pins 18 to 21)						
Output voltage HIGH at $-I_{OH} = 50 \text{ mA}$ (note 3)						
		$V_{OH}$	$V_{P2-0,6}$	-	-	V
Output voltage LOW at $I_{OL} = 2 \text{ mA}$						
		$V_{OL}$	-	-	0,4	V
Maximum output source current (note 3)						
		$-I_{OH}$	-	130	200	mA
Maximum output sink current						
		$I_{OL}$	-	5	-	mA
<b>FDIV input (pin 23)</b>						
Input voltage (peak-to-peak value) ( $t_{rise}$ and $t_{fall} \leq 40 \text{ ns}$ )						
		$V_{FDIV(p-p)}$	0,1	-	2	V
Duty cycle						
		-	40	-	60	%
Maximum input frequency						
		$f_{max}$	14,5	-	-	MHz
Input impedance						
		$Z_i$	-	8	-	$k\Omega$
Input capacitance						
		$C_i$	-	5	-	pF

parameter	symbol	min.	typ.	max.	unit	
<b>OSC input (pin 24)</b>						
Crystal resistance at resonance (4 MHz)	$R_X$	—	—	150	$\Omega$	
<b>DAC outputs 0 to 7</b> (pins 25 to 28 and 1 to 4)						
Maximum output voltage (no load) at $V_{P1} = 12$ V (note 4)	$V_{DH}$	10	—	11,5	V	
Minimum output voltage (no load) at $V_{P1} = 12$ V (note 4)	$V_{DL}$	0,1	—	1	V	
Positive value of smallest step (1 least-significant bit)	$\Delta V_D$	0	—	350	mV	
Deviation from linearity	—	—	—	0,5	V	
Output impedance at $I_{load} = \pm 2$ mA	$Z_o$	—	—	70	$\Omega$	
Maximum output source current	$-I_{DH}$	—	—	6	mA	
Maximum output sink current	$I_{DL}$	—	8	—	mA	
<b>Power-down-reset</b>						
Maximum supply voltage $V_{P1}$ at which power-down-reset is active	$V_{PD}$	7,5	—	9,5	V	
$V_{P1}$ rise-time during power-up (up to $V_{PD}$ )	$t_r$	5	—	—	$\mu s$	
<b>Voltage level for valid module address</b>						
Voltage level at P20 (pin 7) for valid module address as a function of MA1, MA0						
MA1	MA0					
0	0	$V_{VA00}$	-0,3	—	16	V
0	1	$V_{VA01}$	-0,3	—	0,8	V
1	0	$V_{VA10}$	2,5	—	$V_{P1}-2$	V
1	1	$V_{VA11}$	$V_{P1}-0,3$	—	$V_{P1}$	V

**Notes to the characteristics**

- For each band-select output which is programmed at logic 1, sourcing a current  $I_{OHP1X}$ , the additional supply currents (A) shown must be added to  $I_{P2}$  and  $I_{P3}$  respectively.
- If  $V_{P1} < 1$  V, the input current is limited to  $10 \mu A$  at input voltages up to 16 V.
- At continuous operation the output current should not exceed 50 mA. When the output is short-circuited to ground for several seconds the device may be damaged.
- Values are proportional to  $V_{P1}$ .

I<sup>2</sup>C BUS TIMING (Fig. 8)

I<sup>2</sup>C bus load conditions are as follows:

4 kΩ pull-up resistor to +5 V; 200 pF capacitor to GND.


All values are referred to V<sub>IH</sub> = 3 V and V<sub>IL</sub> = 1,5 V.

parameter	symbol	min.	typ.	max.	unit
Bus free before start	t <sub>BUF</sub>	4	—	—	μs
Start condition set-up time	t <sub>SU,STA</sub>	4	—	—	μs
Start condition hold time	t <sub>HD,STA</sub>	4	—	—	μs
SCL, SDA LOW period	t <sub>LOW</sub>	4	—	—	μs
SCL HIGH period	t <sub>HIGH</sub>	4	—	—	μs
SCL, SDA rise time	t <sub>R</sub>	—	—	1	μs
SCL, SDA fall time	t <sub>F</sub>	—	—	0,3	μs
Data set-up time (write)	t <sub>SU,DAT</sub>	1	—	—	μs
Data hold time (write)	t <sub>HD,DAT</sub>	1	—	—	μs
Acknowledge (from CITAC) set-up time	t <sub>SU,CAC</sub>	—	—	2	μs
Acknowledge (from CITAC) hold time	t <sub>HD,CAC</sub>	0	—	—	μs
Stop condition set-up time	t <sub>SU,STO</sub>	4	—	—	μs
Data set-up time (read)	t <sub>SU,RDA</sub>	—	—	2	μs
Data hold time (read)	t <sub>HD,RDA</sub>	0	—	—	μs
Acknowledge (from master) set-up time	t <sub>SU,MAC</sub>	1	—	—	μs
Acknowledge (from master) hold time	t <sub>HD,MAC</sub>	2	—	—	μs

Note

Timings t<sub>SU,DAT</sub> and t<sub>HD,DAT</sub> deviate from the I<sup>2</sup>C bus specification .

After reset has been activated, transmission may only be started after a 50 μs delay.



7290131

Fig. 8 I<sup>2</sup>C bus timing SAB3035.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



SAB3036

## COMPUTER INTERFACE FOR TUNING AND CONTROL (CITAC)

### GENERAL DESCRIPTION

The SAB3036 provides closed-loop digital tuning of TV receivers, with or without a.f.c., as required. It also controls 4 general purpose I/O ports and 4 high-current outputs for tuner band selection.

The IC is used in conjunction with a microcomputer from the MAB8400 family and is controlled via a two-wire, bidirectional I<sup>2</sup>C bus.

### Features

- Combined analogue and digital circuitry minimizes the number of additional interfacing components required
- Frequency measurement with resolution of 50 kHz
- Selectable prescaler divisor of 64 or 256
- 32 V tuning voltage amplifier
- 4 high-current outputs for direct band selection
- Four general purpose input/output (I/O) ports
- Tuning with control of speed and direction
- Tuning with or without a.f.c.
- Single-pin, 4 MHz on-chip oscillator
- I<sup>2</sup>C bus slave transceiver

### QUICK REFERENCE DATA


---

Supply voltages			
(pin 5)	V <sub>P1</sub>	typ.	12 V
(pin 14)	V <sub>P2</sub>	typ.	13 V
(pin 9)	V <sub>P3</sub>	typ.	32 V
Supply currents (no outputs loaded)			
(pin 5)	I <sub>P1</sub>	typ.	23 mA
(pin 14)	I <sub>P2</sub>	typ.	0,1 mA
(pin 9)	I <sub>P3</sub>	typ.	0,6 mA
Total power dissipation	P <sub>tot</sub>	typ.	300 mW
Operating ambient temperature range	T <sub>amb</sub>		-20 to + 70 °C

---

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).



7Z90165

Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

1	P20	}	general purpose
2	P21		input/output ports
3	P22/AFC+	}	general purpose input/output ports and a.f.c. inputs
4	P23/AFC-		
5	Vp1		+ 12 V supply voltage
6	TI		tuning voltage amplifier inverting input
7	GND		ground
8	TUN		tuning voltage amplifier output
9	Vp3		+ 32 V supply for tuning voltage amplifier
10	P10	}	high-current band-selection output ports
11	P11		
12	P12		
13	P13		
14	Vp2		positive supply for high-current band-selection output circuits
15	FDIV		input from prescaler
16	OSC		crystal oscillator input
17	SDA	}	I <sup>2</sup> C bus
18	SCL		
			serial clock line

DEVELOPMENT DATA



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

## FUNCTIONAL DESCRIPTION

The SAB3036 is a monolithic computer interface which provides tuning and control functions and operates in conjunction with a microcomputer via an I<sup>2</sup>C bus.

### Tuning

This is performed using frequency-locked loop digital control. Data corresponding to the required tuner frequency is stored in a 15-bit frequency buffer. The actual tuner frequency, divided by a factor of 256 (or by 64) by a prescaler, is applied via a gate to a 15-bit frequency counter. This input (FDIV) is measured over a period controlled by a time reference counter and is compared with the contents of the frequency buffer. The result of the comparison is used to control the tuning voltage so that the tuner frequency equals the contents of the frequency buffer multiplied by 50 kHz within a programmable tuning window (TUW).

The system cycles over a period of 6,4 ms (or 2,56 ms), controlled by the time reference counter which is clocked by an on-chip 4 MHz reference oscillator. Regulation of the tuning voltage is performed by a charge pump frequency-locked loop system. The charge IT flowing into the tuning voltage amplifier is controlled by the tuning counter, 3-bit DAC and the charge pump circuit. The charge IT is linear with the frequency deviation  $\Delta f$  in steps of 50 kHz. For loop gain control, the relationship  $\Delta IT/\Delta f$  is programmable. In the normal mode (when control bits TUHN0 and TUHN1 are both at logic 1, see OPERATION), the minimum charge IT at  $\Delta f = 50$  kHz equals  $250 \mu A \mu s$  (typical).

By programming the tuning sensitivity bits (TUS), the charge IT can be doubled up to 6 times. If correction-in-band (COIB) is programmed, the charge can be further doubled up to three times in relation to the tuning voltage level. From this, the maximum charge IT at  $\Delta f = 50$  kHz equals  $2^6 \times 2^3 \times 250 \mu A \mu s$  (typical).

The maximum tuning current I is  $875 \mu A$  (typical). In the tuning-hold (TUHN) mode (TUHN is active LOW), the tuning current I is reduced and as a consequence the charge into the tuning amplifier is also reduced.

An in-lock situation can be detected by reading FLOCK. When the tuner oscillator frequency is within the programmable tuning window (TUW), FLOCK is set to logic 1. If the frequency is also within the programmable a.f.c. hold range (AFCR), which always occurs if AFRCR is wider than TUW, control bit AFCT can be set to logic 1. When set, digital tuning will be switched off, a.f.c. will be switched on and FLOCK will stay at logic 1 as long as the oscillator frequency is within AFRCR. If the frequency of the tuning oscillator does not remain within AFRCR, AFCT is cleared automatically and the system reverts to digital tuning. To be able to detect this situation, the occurrence of positive and negative transitions in the FLOCK signal can be read (FL/1N and FL/ON). AFCT can also be cleared by programming the AFCT bit to logic 0.

The a.f.c. has programmable polarity and transconductance; the latter can be doubled up to 3 times, depending on the tuning voltage level if correction-in-band is used.

The direction of tuning is programmable by using control bits TDIRD (tuning direction down) and TDIRU (tuning direction up). If a tuner enters a region in which oscillation stops, then, providing the prescaler remains stable, no FDIV signal is supplied to CITAC. In this situation the system will tune up, moving away from frequency lock-in. This situation is avoided by setting TDIRD which causes the system to tune down. In normal operation TDIRD must be cleared.

If a tuner stops oscillating and the prescaler becomes unstable by going into self-oscillation at a very high frequency, the system will react by tuning down, moving away from frequency lock-in. To overcome this, the system can be forced to tune up at the lowest sensitivity (TUS) value, by setting TDIRU.

Setting both TDIRD and TDIRU causes the digital tuning to be interrupted and a.f.c. to be switched on.

The minimum tuning voltage which can be generated during digital tuning is programmable by VTMI to prevent the tuner being driven into an unspecified low tuning voltage region.



### Control

For tuner band selection there are four outputs P10 to P13 which are capable of sourcing up to 50 mA at a voltage drop of less than 600 mV with respect to the separate power supply input  $V_{P2}$ .

For additional digital control, four open collector I/O ports P20 to P23 are provided. Ports P22 and P23 are capable of detecting positive and negative transitions in their input signals and are connected with the AFC+ and AFC- inputs respectively. The a.f.c. amplifier must be switched off when P22 and/or P23 are used. When a.f.c. is used, P22 and P23 must be programmed HIGH (high impedance state). With the aid of port P20, up to three independent module addresses can be programmed.

### Reset

CITAC goes into the power-down-reset mode when  $V_{P1}$  is below 8,5 V (typical). In this mode all registers are set to a defined state. Reset can also be programmed.

## OPERATION

### Write

CITAC is controlled via a bidirectional two-wire I<sup>2</sup>C bus; the I<sup>2</sup>C bus is specified in our data handbook "ICs for digital systems in radio, audio, and video equipment". For programming, a module address, R/ $\bar{W}$  bit (logic 0), an instruction byte and a data/control byte are written into CITAC in the format shown in Fig. 3.




Fig. 3 I<sup>2</sup>C bus write format.

The module address bits MA1, MA0 are used to give a 2-bit module address as a function of the voltage at port P20 as shown in Table 1.

Acknowledge (A) is generated by CITAC only when a valid address is received and the device is not in the power-down-reset mode ( $V_{P1} > 8,5$  V (typical)).

## OPERATION (continued)

Table 1 Valid module addresses

MA1	MA0	P20
0	0	don't care
0	1	GND
1	0	$\frac{1}{2}V_{P1}$
1	1	$V_{P1}$

## Tuning

Tuning is controlled by the instruction and data/control bytes as shown in Fig. 4.

	INSTRUCTION BYTE								DATA/CONTROL BYTE							
	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
freq.	1	F14	F13	F12	F11	F10	F9	F8	F7	F6	F5	F4	F3	F2	F1	F0
TCD0	0	0	1	0	1	0	0	1	AFCT	VTMI0	AFCR1	AFCR0	TUHN1	TUHN0	TUW1	TUW0
TCD1	0	0	1	0	1	0	1	0	VTMI1	COIB1	COIB0	AFCS1	AFCS0	TUS2	TUS1	TUS0
TCD2	0	0	1	0	1	0	1	1	0	0	0	0	AFCP	FDIVM	TDIRD	TDIRU

Fig. 4 Tuning control format.

7Z90125

## Frequency

Frequency is set when bit I<sub>7</sub> of the instruction byte is set to logic 1; the remainder of this byte together with the data/control byte are loaded into the frequency buffer. The frequency to which the tuner oscillator is regulated equals the decimal representation of the 15-bit word multiplied by 50 kHz. All frequency bits are set to logic 1 at reset.

## Tuning hold

The TUHN bits are used to decrease the maximum tuning current and, as a consequence, the minimum charge IT (at  $\Delta f = 50$  kHz) into the tuning amplifier.

Table 2 Tuning current control

TUHN1	TUHN0	typ. I <sub>max</sub> μA	typ. IT <sub>min</sub> μA μs	typ. ΔVTUN <sub>min</sub> at C <sub>INT</sub> = 1 μF μV
0	0	3,5*	1*	1*
0	1	29	8	8
1	0	110	30	30
1	1	875	250	250

\* Values after reset.

During tuning but before lock-in, the highest current value should be selected. After lock-in the current may be reduced to decrease the tuning voltage ripple.

The lowest current value should not be used for tuning due to the input bias current of the tuning voltage amplifier (max. 5 nA). However it is good practice to program the lowest current value during tuner band switching.

*Tuning sensitivity*

To be able to program an optimum loop gain, the charge IT can be programmed by changing T using tuning sensitivity (TUS). Table 3 shows the minimum charge IT obtained by programming the TUS bits at  $\Delta f = 50$  kHz; TUHN0 and TUHN1 = logic 1.

**Table 3** Minimum charge IT as a function of TUS  
 $\Delta f = 50$  kHz; TUHN0 = logic 1; TUHN1 = logic 1

TUS2	TUS1	TUS0	typ. $IT_{min}$ mA $\mu$ s	typ. $\Delta V_{TUNmin}$ at $C_{INT} = 1 \mu F$ mV
0	0	0	0,25*	0,25*
0	0	1	0,5	0,5
0	1	0	1	1
0	1	1	2	2
1	0	0	4	4
1	0	1	8	8
1	1	0	16	16

\* Values after reset.

*Correction-in-band*

This control is used to correct the loop gain of the tuning system to reduce in-band variations due to a non-linear voltage/frequency characteristic of the tuner. Correction-in-band (COIB) controls the time T of the charge equation IT and takes into account the tuning voltage  $V_{TUN}$  to give charge multiplying factors as shown in Table 4.

**Table 4** Programming correction-in-band

COIB1	COIB0	charge multiplying factors at typical values of $V_{TUN}$ at:			
		< 12 V	12 to 18 V	18 to 24 V	> 24 V
0	0	1*	1*	1*	1*
0	1	1	1	1	2
1	0	1	1	2	4
1	1	1	2	4	8

\* Values after reset.

The transconductance multiplying factor of the a.f.c. amplifier is similar when COIB is used, except for the lowest transconductance which is not affected.

*Tuning window*

Digital tuning is interrupted and FLOCK is set to logic 1 (in-lock) when the absolute deviation  $|\Delta f|$  between the tuner oscillator frequency and the programmed frequency is smaller than the programmed TUW value (see Table 5). If  $|\Delta f|$  is up to 50 kHz above the values listed in Table 5, it is possible for the system to be locked depending on the phase relationship between FDIV and the reference counter.

DEVELOPMENT DATA

**OPERATION** (continued)**Table 5** Tuning window programming

TUW1	TUW0	$ \Delta f $ (kHz)	tuning window (kHz)
0	0	0*	0*
0	1	50	100
1	0	150	300

\* Values after reset.

**A.F.C.**

When AFCT is set to logic 1 it will not be cleared and the a.f.c. will remain on as long as  $|\Delta f|$  is less than the value programmed for the a.f.c. hold range AFCH (see Table 6). It is possible for the a.f.c. to remain on for values of up to 50 kHz more than the programmed value depending on the phase relationship between FDIV and the reference counter.

**Table 6** A.F.C. hold range programming

AFCH1	AFCH0	$ \Delta f $ (kHz)	a.f.c. hold range (kHz)
0	0	0*	0*
0	1	350	700
1	0	750	1500

\* Values after reset.

**Transconductance**

The transconductance (g) of the a.f.c. amplifier is programmed via the a.f.c. sensitivity bits AFCS as shown in Table 7.

**Table 7** Transconductance programming

AFCS1	AFCS0	typ. transconductance ( $\mu A/V$ )
0	0	0,25*
0	1	25
1	0	50
1	1	100

\* Value after reset.

**A.F.C. polarity**

If a positive differential input voltage is applied to the (switched on) a.f.c. amplifier, the tuning voltage  $V_{TUN}$  falls when the a.f.c. polarity bit AFPC is at logic 0 (value after reset). At AFPC = logic 1,  $V_{TUN}$  rises.

**Minimum tuning voltage**

Both minimum tuning voltage control bits, VTMI1 and VTMI0, are at logic 0 after reset. Further details are given in CHARACTERISTICS.

*Frequency measuring window*

The frequency measuring window which is programmed must correspond with the division factor of the prescaler in use (see Table 8).

**Table 8** Frequency measuring window programming

FDIVM	prescaler division factor	cycle period (ms)	measuring window (ms)
0	256	6,4*	5,12*
1	64	2,56	1,28

\* Values after reset.

*Tuning direction*

Both tuning direction bits, TDIRU (up) and TDIRD (down), are at logic 0 after reset.

**Control**

The instruction byte POD (port output data) is shown in Fig. 5, together with the corresponding data/control byte. Control is implemented as follows:

- P13, P12, P11, P10 Band select outputs. If a logic 1 is programmed on any of the POD bits D<sub>3</sub> to D<sub>0</sub>, the relevant output goes HIGH. All outputs are LOW after reset.
- P23, P22, P21, P20 Open collector I/O ports. If a logic 0 is programmed on any of the POD bits D<sub>7</sub> to D<sub>4</sub>, the relevant output is forced LOW. All outputs are at logic 1 after reset (high impedance state).

DEVELOPMENT DATA




Fig. 5 Control programming.

**OPERATION** (continued)

**Read**

Information is read from CITAC when the R/W bit is set to logic 1. An acknowledge must be generated by the master after each data byte to allow transmission to continue. If no acknowledge is generated by the master the slave (CITAC) stops transmitting. The format of the information bytes is shown in Fig. 6.




Fig. 6 Information byte format.

*Tuning/reset information bits*

- FLOCK** Set to logic 1 when the tuning oscillator frequency is within the programmed tuning window.
- FL/1N** Set to logic 0 (active LOW) when FLOCK changes from 0 to 1 and is reset to logic 1 automatically after tuning information has been read.
- FL/ON** As for FL/1N but is set to logic 0 when FLOCK changes from 1 to 0.
- FOV** Indicates frequency overflow. When the tuner oscillator frequency is too high with respect to the programmed frequency, FOV is at logic 1, and when too low, FOV is at logic 0. FOV is not valid when TDIRU and/or TDIRD are set to logic 1.
- RESN** Set to logic 0 (active LOW) by a programmed reset or a power-down-reset. It is reset to logic 1 automatically after tuning/reset information has been read.
- MWN** MWN (frequency measuring window, active LOW) is at logic 1 for a period of 1,28 ms, during which time the results of frequency measurement are processed. This time is independent of the cycle period. During the remaining time, MWN is at logic 0 and the received frequency is measured.  
When slightly different frequencies are programmed repeatedly and a.f.c. is switched on, the received frequency can be measured using FOV and FLOCK. To prevent the frequency counter and frequency buffer being loaded at the same time, frequency should be programmed only during the period of MWN = logic 0.

*Port information bits*

- P23/1N, P22/1N Set to logic 0 (active LOW) at a LOW-to-HIGH transition in the input voltage on P23 and P22 respectively. Both are reset to logic 1 after the port information has been read.
- P23/0N, P22/0N As for P23/1N and P22/1N but are set to logic 0 at a HIGH-to-LOW transition.
- PI23, PI22, PI21, PI20 Indicate input voltage levels at P23, P22, P21 and P20 respectively. A logic 1 indicates a HIGH input level.

**Reset**

The programming to reset all registers is shown in Fig. 7. Reset is activated only at data byte HEX 06. Acknowledge is generated at every byte, provided that CITAC is not in the power-down-reset mode. After the general call address byte, transmission of more than one data byte is not allowed.




Fig. 7 Reset programming.

DEVELOPMENT DATA

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

## Supply voltage ranges:

(pin 5)	$V_{P1}$	-0,3 to + 18 V
(pin 14)	$V_{P2}$	-0,3 to + 18 V
(pin 9)	$V_{P3}$	-0,3 to + 36 V

## Input/output voltage ranges:

(pin 17)	$V_{SDA}$	-0,3 to + 18 V
(pin 18)	$V_{SCL}$	-0,3 to + 18 V
(pins 1 and 2)	$V_{P20}, P21$	-0,3 to + 18 V
(pins 3 and 4)	$V_{P22}, P23, AFC$	-0,3 to $V_{P1}^* V$
(pin 6)	$V_{TI}$	-0,3 to $V_{P1}^* V$
(pin 8)	$V_{TUN}$	-0,3 to $V_{P3}^* V$
(pins 10 to 13)	$V_{P1X}$	-0,3 to $V_{P2}^{**} V$
(pin 15)	$V_{FDIV}$	-0,3 to $V_{P1}^* V$
(pin 16)	$V_{OSC}$	-0,3 to + 5 V
Total power dissipation	$P_{tot}$	max. 1000 mW
Storage temperature range	$T_{stg}$	-55 to + 125 °C
Operating ambient temperature	$T_{amb}$	-20 to + 70 °C

\* Pin voltage may exceed supply voltage if current is limited to 10 mA.

\*\* Pin voltage must not exceed 18 V but may exceed  $V_{P2}$  if current is limited to 200 mA.

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{P1}$ ,  $V_{P2}$ ,  $V_{P3}$  at typical voltages, unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltages	$V_{P1}$	10,5	12	13,5	V
	$V_{P2}$	4,7	13	16	V
	$V_{P3}$	30	32	35	V
Supply currents (no outputs loaded)	$I_{P1}$	14	23	40	mA
	$I_{P2}$	0	—	0,1	mA
	$I_{P3}$	0,2	0,6	2	mA
Additional supply currents (A) (note 1)	$I_{P2A}$	-2	—	$I_{OHP1X}$	mA
	$I_{P3A}$	0,2	—	2	mA
Total power dissipation	$P_{tot}$	—	300	—	mW
Operating ambient temperature	$T_{amb}$	-20	—	+70	$^{\circ}\text{C}$
<b>I<sup>2</sup>C bus inputs/outputs</b>					
SDA input (pin 17); SCL input (pin 18)					
Input voltage HIGH (note 2)	$V_{IH}$	3	—	$V_{P1-1}$	V
Input voltage LOW	$V_{IL}$	-0,3	—	1,5	V
Input current HIGH (note 2)	$I_{IH}$	—	—	10	$\mu\text{A}$
Input current LOW (note 2)	$I_{IL}$	—	—	10	$\mu\text{A}$
SDA output (pin 17, open collector)					
Output voltage LOW at $I_{OL} = 3\text{ mA}$	$V_{OL}$	—	—	0,4	V
Maximum output sink current	$I_{OL}$	—	5	—	mA
<b>Open collector I/O ports</b>					
P20, P21, P22, P23 (pins 1 to 4, open collector)					
Input voltage HIGH (P20, P21)	$V_{IH}$	2	—	16	V
Input voltage HIGH (P22, P23) AFC switched off	$V_{IH}$	2	—	$V_{P1-2}$	V
Input voltage LOW	$V_{IL}$	-0,3	—	0,8	V
Input current HIGH	$I_{IH}$	—	—	25	$\mu\text{A}$
Input current LOW	$-I_{IL}$	—	—	25	$\mu\text{A}$
Output voltage LOW at $I_{OL} = 2\text{ mA}$	$V_{OL}$	—	—	0,4	V
Maximum output sink current	$I_{OL}$	—	4	—	mA



DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit	
<b>A.F.C. amplifier</b>						
Inputs AFC+, AFC- (pins 3, 4)						
Transconductance for input voltages up to 1 V differential:						
AFCS1	AFCS2					
0	0	900	100	250	800	nA/V
0	1	901	15	25	35	$\mu$ A/V
1	0	910	30	50	70	$\mu$ A/V
1	1	911	60	100	140	$\mu$ A/V
Tolerance of transconductance multiplying factor (2, 4 or 8) when correction-in-band is used						
	$\Delta M_g$	-20	-	+20	%	
Input offset voltage						
	$V_{loff}$	-75	-	+75	mV	
Common mode input voltage						
	$V_{com}$	3	-	$V_{P1-2,5}$	V	
Common mode rejection ratio						
	CMRR	-	50	-	dB	
Power supply ( $V_{P1}$ ) rejection ratio						
	PSRR	-	50	-	dB	
Input current (P22 and P23 programmed HIGH)						
	$I_I$	-	-	500	nA	
<b>Tuning voltage amplifier</b>						
Input TI, output TUN (pins 6, 8)						
Maximum output voltage at $I_{load} = \pm 1,5$ mA						
	$V_{TUN}$	$V_{P3-1,6}$	-	$V_{P3-0,4}$	V	
Minimum output voltage at $I_{load} = \pm 1,5$ mA						
VTMI1	VTMIO					
0	0	$V_{TM00}$	300	-	500	mV
1	0	$V_{TM10}$	450	-	650	mV
1	1	$V_{TM11}$	650	-	900	mV
Maximum output source current						
	$-I_{TUNH}$	2,5	-	8	mA	
Maximum output sink current						
	$I_{TUNL}$	-	40	-	mA	
Input bias current						
	$I_{TI}$	-5	-	+5	nA	
Power supply ( $V_{P3}$ ) rejection ratio						
	PSRR	-	60	-	dB	

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit	
<b>Tuning voltage amplifier (continued)</b>						
Minimum charge $I_T$ to tuning voltage amplifier						
TUHN1	TUHN0					
0	0	CH00	0,4	1	1,7	$\mu A \mu s$
0	1	CH01	4	8	14	$\mu A \mu s$
1	0	CH10	15	30	48	$\mu A \mu s$
1	1	CH11	130	250	370	$\mu A \mu s$
Tolerance of charge (or $\Delta V_{TUN}$ ) multiplying factor when COIB and/or TUS are used						
		$\Delta CH$	-20	-	+20	%
Maximum current $I$ into tuning amplifier						
TUHN1	TUHN0					
0	0	$I_{T00}$	1,7	3,5	5,1	$\mu A$
0	1	$I_{T01}$	15	29	41	$\mu A$
1	0	$I_{T10}$	65	110	160	$\mu A$
1	1	$I_{T11}$	530	875	1220	$\mu A$
<b>Correction-in-band</b>						
Tolerance of correction-in-band levels 12 V, 18 V and 24 V						
		$\Delta V_{CIB}$	-15	-	+15	%
<b>Band-select output ports</b>						
P10, P11, P12, P13 (pins 10 to 13)						
Output voltage HIGH at $-I_{OH} = 50 \text{ mA}$ (note 3)						
		$V_{OH}$	$V_{P2}-0,6$	-	-	V
Output voltage LOW at $I_{OL} = 2 \text{ mA}$						
		$V_{OL}$	-	-	0,4	V
Maximum output source current (note 3)						
		$-I_{OH}$	-	130	200	mA
Maximum output sink current						
		$I_{OL}$	-	5	-	mA
<b>FDIV input (pin 15)</b>						
Input voltage (peak-to-peak value) ( $t_{rise}$ and $t_{fall} \leq 40 \text{ ns}$ )						
		$V_{FDIV(p-p)}$	0,1	-	2	V
Duty cycle						
		-	40	-	60	%
Maximum input frequency						
		$f_{max}$	16	-	-	MHz
Input impedance						
		$Z_i$	-	8	-	$k\Omega$
Input capacitance						
		$C_i$	-	5	-	pF

parameter	symbol	min.	typ.	max.	unit	
<b>OSC input (pin 24)</b>						
Crystal resistance at resonance (4 MHz)	$R_X$	—	—	150	$\Omega$	
<b>Power-down-reset</b>						
Maximum supply voltage $V_{P1}$ at which power-down-reset is active	$V_{PD}$	7,5	—	9,5	V	
$V_{P1}$ rise-time during power-up (up to $V_{PD}$ )	$t_r$	5	—	—	$\mu s$	
<b>Voltage level for valid module address</b>						
Voltage level at P20 (pin 1) for valid module address as a function of MA1, MA0						
MA1	MA0					
0	0	$V_{VA00}$	—0,3	—	16	V
0	1	$V_{VA01}$	—0,3	—	0,8	V
1	0	$V_{VA10}$	2,5	—	$V_{P1}-2$	V
1	1	$V_{VA11}$	$V_{P1}-0,3$	—	$V_{P1}$	V

DEVELOPMENT DATA

**Notes to the characteristics**

1. For each band-select output which is programmed at logic 1, sourcing a current  $I_{OHP1X}$ , the additional supply currents (A) shown must be added to  $I_{P2}$  and  $I_{P3}$  respectively.
2. If  $V_{P1} < 1$  V, the input current is limited to 10  $\mu$ A at input voltages up to 16 V.
3. At continuous operation the output current should not exceed 50 mA. When the output is short-circuited to ground for several seconds the device may be damaged.
4. Values are proportional to  $V_{P1}$ .

I<sup>2</sup>C BUS TIMING (Fig. 8)

I<sup>2</sup>C bus load conditions are as follows:

4 kΩ pull-up resistor to +5 V; 200 pF capacitor to GND.

All values are referred to V<sub>IH</sub> = 3 V and V<sub>IL</sub> = 1,5 V.

parameter	symbol	min.	typ.	max.	unit
Bus free before start	t <sub>BUF</sub>	4	—	—	μs
Start condition set-up time	t <sub>SU,STA</sub>	4	—	—	μs
Start condition hold time	t <sub>HD,STA</sub>	4	—	—	μs
SCL, SDA LOW period	t <sub>LOW</sub>	4	—	—	μs
SCL HIGH period	t <sub>HIGH</sub>	4	—	—	μs
SCL, SDA rise time	t <sub>R</sub>	—	—	1	μs
SCL, SDA fall time	t <sub>F</sub>	—	—	0,3	μs
Data set-up time (write)	t <sub>SU,DAT</sub>	1	—	—	μs
Data hold time (write)	t <sub>HD,DAT</sub>	1	—	—	μs
Acknowledge (from CITAC) set-up time	t <sub>SU,CAC</sub>	—	—	2	μs
Acknowledge (from CITAC) hold time	t <sub>HD,CAC</sub>	0	—	—	μs
Stop condition set-up time	t <sub>SU,STO</sub>	4	—	—	μs
Data set-up time (read)	t <sub>SU,RDA</sub>	—	—	2	μs
Data hold time (read)	t <sub>HD,RDA</sub>	0	—	—	μs
Acknowledge (from master) set-up time	t <sub>SU,MAC</sub>	1	—	—	μs
Acknowledge (from master) hold time	t <sub>HD,MAC</sub>	2	—	—	μs

Note

Timings t<sub>SU,DAT</sub> and t<sub>HD,DAT</sub> deviate from the I<sup>2</sup>C bus specification .

After reset has been activated, transmission may only be started after a 50 μs delay.




Fig. 8 I<sup>2</sup>C bus timing SAB3036.



## COMPUTER INTERFACE FOR TUNING AND CONTROL (CITAC)

### GENERAL DESCRIPTION

The SAB3037 provides closed-loop digital tuning of TV receivers, with or without a.f.c., as required. It also controls up to 4 analogue functions, 4 general purpose I/O ports and 4 high-current outputs for tuner band selection.

The IC is used in conjunction with a microcomputer from the MAB8400 family and is controlled via a two-wire, bidirectional I<sup>2</sup>C bus.

### Features


- Combined analogue and digital circuitry minimizes the number of additional interfacing components required
- Frequency measurement with resolution of 50 kHz
- Selectable prescaler divisor of 64 or 256
- 32 V tuning voltage amplifier
- 4 high-current outputs for direct band selection
- 4 static digital to analogue converters (DACs) for control of analogue functions
- Four general purpose input/output (I/O) ports
- Tuning with control of speed and direction
- Tuning with or without a.f.c.
- Single-pin, 4 MHz on-chip oscillator
- I<sup>2</sup>C bus slave transceiver

### QUICK REFERENCE DATA

Supply voltages			
(pin 13)	V <sub>P1</sub>	typ.	12 V
(pin 19)	V <sub>P2</sub>	typ.	13 V
(pin 14)	V <sub>P3</sub>	typ.	32 V
Supply currents (no outputs loaded)			
(pin 13)	I <sub>P1</sub>	typ.	30 mA
(pin 19)	I <sub>P2</sub>	typ.	0,1 mA
(pin 14)	I <sub>P3</sub>	typ.	0,6 mA
Total power dissipation	P <sub>tot</sub>	typ.	380 mW
Operating ambient temperature range	T <sub>amb</sub>		-20 to +70 °C

### PACKAGE OUTLINE

24-lead DIL; plastic (SOT 101A).



7290133

Fig. 1 Block diagram.




Fig. 2 Pinning diagram.

**PINNING**

1	DAC3	output of static DAC	
2	SDA	serial data line	} I <sup>2</sup> C bus
3	SCL	serial clock line	
4	P20	} general purpose input/output ports	
5	P21		
6	P22		
7	P23		
8	AFC +	} a.f.c. inputs	
9	AFC -		
10	TI	tuning voltage amplifier inverting input	
11	GND	ground	
12	TUN	tuning voltage amplifier output	
13	V <sub>P1</sub>	+ 12 V supply voltage	
14	V <sub>P3</sub>	+ 32 V supply for tuning voltage amplifier	
15	P10	} high-current band-selection output ports	
16	P11		
17	P12		
18	P13		
19	V <sub>P2</sub>	positive supply for high-current band-selection output circuits	
20	FDIV	input from prescaler	
21	OSC	crystal oscillator input	
22	DAC0	} outputs of static DACs	
23	DAC1		
24	DAC2		

DEVELOPMENT DATA



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

## FUNCTIONAL DESCRIPTION

The SAB3037 is a monolithic computer interface which provides tuning and control functions and operates in conjunction with a microcomputer via an I<sup>2</sup>C bus.

### Tuning

This is performed using frequency-locked loop digital control. Data corresponding to the required tuner frequency is stored in a 15-bit frequency buffer. The actual tuner frequency, divided by a factor of 256 (or by 64) by a prescaler, is applied via a gate to a 15-bit frequency counter. This input (FDIV) is measured over a period controlled by a time reference counter and is compared with the contents of the frequency buffer. The result of the comparison is used to control the tuning voltage so that the tuner frequency equals the contents of the frequency buffer multiplied by 50 kHz within a programmable tuning window (TUW).

The system cycles over a period of 6,4 ms (or 2,56 ms), controlled by the time reference counter which is clocked by an on-chip 4 MHz reference oscillator. Regulation of the tuning voltage is performed by a charge pump frequency-locked loop system. The charge IT flowing into the tuning voltage amplifier is controlled by the tuning counter, 3-bit DAC and the charge pump circuit. The charge IT is linear with the frequency deviation  $\Delta f$  in steps of 50 kHz. For loop gain control, the relationship  $\Delta IT/\Delta f$  is programmable. In the normal mode (when control bits TUHN0 and TUHN1 are both at logic 1, see OPERATION), the minimum charge IT at  $\Delta f = 50$  kHz equals  $250 \mu A \mu s$  (typical).

By programming the tuning sensitivity bits (TUS), the charge IT can be doubled up to 6 times. If correction-in-band (COIB) is programmed, the charge can be further doubled up to three times in relation to the tuning voltage level. From this, the maximum charge IT at  $\Delta f = 50$  kHz equals  $2^6 \times 2^3 \times 250 \mu A \mu s$  (typical).

The maximum tuning current I is  $875 \mu A$  (typical). In the tuning-hold (TUHN) mode (TUHN is active LOW), the tuning current I is reduced and as a consequence the charge into the tuning amplifier is also reduced.

An in-lock situation can be detected by reading FLOCK. When the tuner oscillator frequency is within the programmable tuning window (TUW), FLOCK is set to logic 1. If the frequency is also within the programmable a.f.c. hold range (AFCR), which always occurs if APCR is wider than TUW, control bit AFCT can be set to logic 1. When set, digital tuning will be switched off, a.f.c. will be switched on and FLOCK will stay at logic 1 as long as the oscillator frequency is within APCR. If the frequency of the tuning oscillator does not remain within APCR, AFCT is cleared automatically and the system reverts to digital tuning. To be able to detect this situation, the occurrence of positive and negative transitions in the FLOCK signal can be read (FL/1N and FL/0N). AFCT can also be cleared by programming the AFCT bit to logic 0.

The a.f.c. has programmable polarity and transconductance; the latter can be doubled up to 3 times, depending on the tuning voltage level if correction-in-band is used.

The direction of tuning is programmable by using control bits TDIRD (tuning direction down) and TDIRU (tuning direction up). If a tuner enters a region in which oscillation stops, then, providing the prescaler remains stable, no FDIV signal is supplied to CITAC. In this situation the system will tune up, moving away from frequency lock-in. This situation is avoided by setting TDIRD which causes the system to tune down. In normal operation TDIRD must be cleared.

If a tuner stops oscillating and the prescaler becomes unstable by going into self-oscillation at a very high frequency, the system will react by tuning down, moving away from frequency lock-in. To overcome this, the system can be forced to tune up at the lowest sensitivity (TUS) value, by setting TDIRU.

Setting both TDIRD and TDIRU causes the digital tuning to be interrupted and a.f.c. to be switched on.

The minimum tuning voltage which can be generated during digital tuning is programmable by VTMI to prevent the tuner being driven into an unspecified low tuning voltage region.



**Control**

For tuner band selection there are four outputs P10 to P13 which are capable of sourcing up to 50 mA at a voltage drop of less than 600 mV with respect to the separate power supply input  $V_{P2}$ .

For additional digital control, four open collector I/O ports P20 to P23 are provided. Ports P22 and P23 are capable of detecting positive and negative transitions in their input signals. With the aid of port P20, up to three independent module addresses can be programmed.

Four 6-bit digital-to-analogue converters DAC0 to DAC3 are provided for analogue control.

**Reset**


CITAC goes into the power-down-reset mode when  $V_{P1}$  is below 8,5 V (typical). In this mode all registers are set to a defined state. Reset can also be programmed.

**OPERATION**

**Write**

CITAC is controlled via a bidirectional two-wire I<sup>2</sup>C bus; the I<sup>2</sup>C bus is specified in our data handbook "ICs for digital systems in radio, audio, and video equipment". For programming, a module address, R/W bit (logic 0), an instruction byte and a data/control byte are written into CITAC in the format shown in Fig. 3.

DEVELOPMENT DATA



7Z90129

Fig. 3 I<sup>2</sup>C bus write format.

The module address bits MA1, MA0 are used to give a 2-bit module address as a function of the voltage at port P20 as shown in Table 1.

Acknowledge (A) is generated by CITAC only when a valid address is received and the device is not in the power-down-reset mode ( $V_{P1} > 8,5$  V (typical)).

**Table 1** Valid module addresses

MA1	MA0	P20
0	0	don't care
0	1	GND
1	0	$\frac{1}{2}V_{P1}$
1	1	$V_{P1}$

**OPERATION (continued)**

**Tuning**

Tuning is controlled by the instruction and data/control bytes as shown in Fig. 4.




Fig. 4 Tuning control format.

7Z90125

*Frequency*

Frequency is set when bit I<sub>7</sub> of the instruction byte is set to logic 1; the remainder of this byte together with the data/control byte are loaded into the frequency buffer. The frequency to which the tuner oscillator is regulated equals the decimal representation of the 15-bit word multiplied by 50 kHz. All frequency bits are set to logic 1 at reset.

*Tuning hold*

The TUHN bits are used to decrease the maximum tuning current and, as a consequence, the minimum charge IT (at Δf = 50 kHz) into the tuning amplifier.

**Table 2** Tuning current control

TUHN1	TUHN0	typ. I <sub>max</sub> μA	typ. IT <sub>min</sub> μA μs	typ. ΔVTUN <sub>min</sub> at C <sub>INT</sub> = 1 μF μV
0	0	3,5*	1*	1*
0	1	29	8	8
1	0	110	30	30
1	1	875	250	250

\* Values after reset.

During tuning but before lock-in, the highest current value should be selected. After lock-in the current may be reduced to decrease the tuning voltage ripple.

The lowest current value should not be used for tuning due to the input bias current of the tuning voltage amplifier (max. 5 nA). However it is good practice to program the lowest current value during tuner band switching.

*Tuning sensitivity*

To be able to program an optimum loop gain, the charge IT can be programmed by changing T using tuning sensitivity (TUS). Table 3 shows the minimum charge IT obtained by programming the TUS bits at Δf = 50 kHz; TUHN0 and TUHN1 = logic 1.

**Table 3** Minimum charge IT as a function of TUS $\Delta f = 50$  kHz; TUHN0 = logic 1; TUHN1 = logic 1

TUS2	TUS1	TUS0	typ. $IT_{\min}$ mA $\mu$ s	typ. $\Delta V_{TUN\min}$ at $C_{INT} = 1 \mu F$ mV
0	0	0	0,25*	0,25*
0	0	1	0,5	0,5
0	1	0	1	1
0	1	1	2	2
1	0	0	4	4
1	0	1	8	8
1	1	0	16	16

\* Values after reset.

*Correction-in-band*

This control is used to correct the loop gain of the tuning system to reduce in-band variations due to a non-linear voltage/frequency characteristic of the tuner. Correction-in-band (COIB) controls the time T of the charge equation IT and takes into account the tuning voltage  $V_{TUN}$  to give charge multiplying factors as shown in Table 4.

**Table 4** Programming correction-in-band

COIB1	COIB0	charge multiplying factors at typical values of $V_{TUN}$ at:			
		< 12 V	12 to 18 V	18 to 24 V	> 24 V
0	0	1*	1*	1*	1*
0	1	1	1	1	2
1	0	1	1	2	4
1	1	1	2	4	8

\* Values after reset.

The transconductance multiplying factor of the a.f.c. amplifier is similar when COIB is used, except for the lowest transconductance which is not affected.

*Tuning window*

Digital tuning is interrupted and FLOCK is set to logic 1 (in-lock) when the absolute deviation  $|\Delta f|$  between the tuner oscillator frequency and the programmed frequency is smaller than the programmed TUW value (see Table 5). If  $|\Delta f|$  is up to 50 kHz above the values listed in Table 5, it is possible for the system to be locked depending on the phase relationship between FDIV and the reference counter.

**Table 5** Tuning window programming

TUW1	TUW0	$ \Delta f $ (kHz)	tuning window (kHz)
0	0	0*	0*
0	1	50	100
1	0	150	300

\* Values after reset.

**OPERATION** (continued)*A.F.C.*

When AFCT is set to logic 1 it will not be cleared and the a.f.c. will remain on as long as  $|\Delta f|$  is less than the value programmed for the a.f.c. hold range AFCH (see Table 6). It is possible for the a.f.c. to remain on for values of up to 50 kHz more than the programmed value depending on the phase relationship between FDIV and the reference counter.

**Table 6** A.F.C. hold range programming

AFCH1	AFCH0	$ \Delta f $ (kHz)	a.f.c. hold range (kHz)
0	0	0*	0*
0	1	350	700
1	0	750	1500

\* Values after reset.

*Transconductance*

The transconductance (g) of the a.f.c. amplifier is programmed via the a.f.c. sensitivity bits AFCS as shown in Table 7.

**Table 7** Transconductance programming

AFCS1	AFCS0	typ. transconductance ( $\mu\text{A/V}$ )
0	0	0,25*
0	1	25
1	0	50
1	1	100

\* Value after reset.

*A.F.C. polarity*

If a positive differential input voltage is applied to the (switched on) a.f.c. amplifier, the tuning voltage  $V_{\text{TUN}}$  falls when the a.f.c. polarity bit AFPC is at logic 0 (value after reset). At AFPC = logic 1,  $V_{\text{TUN}}$  rises.

*Minimum tuning voltage*

Both minimum tuning voltage control bits, VTMI1 and VTMI0, are at logic 0 after reset. Further details are given in CHARACTERISTICS.

*Frequency measuring window*

The frequency measuring window which is programmed must correspond with the division factor of the prescaler in use (see Table 8).

**Table 8** Frequency measuring window programming

FDIVM	prescaler division factor	cycle period (ms)	measuring window (ms)
0	256	6,4*	5,12*
1	64	2,56	1,28

\* Values after reset.

*Tuning direction*

Both tuning direction bits, TDIRU (up) and TDIRD (down), are at logic 0 after reset.

**Control**

The instruction bytes POD (port output data) and DACX (digital-to-analogue converter control) are shown in Fig. 5, together with the corresponding data/control bytes. Control is implemented as follows:

- P13, P12, P11, P10 Band select outputs. If a logic 1 is programmed on any of the POD bits D<sub>3</sub> to D<sub>0</sub>, the relevant output goes HIGH. All outputs are LOW after reset.
- P23, P22, P21, P20 Open collector I/O ports. If a logic 0 is programmed on any of the POD bits D<sub>7</sub> to D<sub>4</sub>, the relevant output is forced LOW. All outputs are at logic 1 after reset (high impedance state).
- DACX Digital-to-analogue converters. The digital-to-analogue converter selected corresponds to the decimal equivalent of the DACX bits X<sub>1</sub>, X<sub>0</sub>. The output voltage of the selected DAC is set by programming the bits AX<sub>5</sub> to AX<sub>0</sub>; the lowest output voltage is programmed with all data AX<sub>5</sub> to AX<sub>0</sub> at logic 0, or after reset has been activated.

DEVELOPMENT DATA




Fig. 5 Control programming.

**Read**

Information is read from CITAC when the R/W bit is set to logic 1. An acknowledge must be generated by the master after each data byte to allow transmission to continue. If no acknowledge is generated by the master the slave (CITAC) stops transmitting. The format of the information bytes is shown in Fig. 6.




Fig. 6 Information byte format.



## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges:

(pin 13)	$V_{P1}$	-0,3 to +18 V
(pin 19)	$V_{P2}$	-0,3 to +18 V
(pin 14)	$V_{P3}$	-0,3 to +36 V

Input/output voltage ranges:

(pin 2)	$V_{SDA}$	-0,3 to +18 V
(pin 3)	$V_{SCL}$	-0,3 to +18 V
(pins 4 to 7)	$V_{P2X}$	-0,3 to +18 V
(pins 8 and 9)	$V_{AFC+}, AFC-$	-0,3 to $V_{P1}^*$ V
(pin 10)	$V_{TI}$	-0,3 to $V_{P1}^*$ V
(pin 12)	$V_{TUN}$	-0,3 to $V_{P3}^*$ V
(pins 15 to 18)	$V_{P1X}$	-0,3 to $V_{P2}^{**}$ V
(pin 20)	$V_{FDIV}$	-0,3 to $V_{P1}^*$ V
(pin 21)	$V_{OSC}$	-0,3 to +5 V
(pins 1 and 22 to 24)	$V_{DACX}$	-0,3 to $V_{P1}^*$ V

Total power dissipation

 $P_{tot}$  max. 1000 mW

Storage temperature range

 $T_{stg}$  -55 to +125 °C

Operating ambient temperature range

 $T_{amb}$  -20 to +70 °C

DEVELOPMENT DATA

\* Pin voltage may exceed supply voltage if current is limited to 10 mA.

\*\* Pin voltage must not exceed 18 V but may exceed  $V_{P2}$  if current is limited to 200 mA.

## CHARACTERISTICS

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_{P1}$ ,  $V_{P2}$ ,  $V_{P3}$  at typical voltages, unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltages	$V_{P1}$	10,5	12	13,5	V
	$V_{P2}$	4,7	13	16	V
	$V_{P3}$	30	32	35	V
Supply currents (no outputs loaded)	$I_{P1}$	18	30	45	mA
	$I_{P2}$	0	—	0,1	mA
	$I_{P3}$	0,2	0,6	2	mA
Additional supply currents (A) (note 1)	$I_{P2A}$	-2	—	$I_{OHP1X}$	mA
	$I_{P3A}$	0,2	—	2	mA
Total power dissipation	$P_{tot}$	—	380	—	mW
Operating ambient temperature	$T_{amb}$	-20	—	+70	$^{\circ}\text{C}$
<b>I<sup>2</sup>C bus inputs/outputs</b>					
SDA input (pin 2); SCL input (pin 3)					
Input voltage HIGH (note 2)	$V_{IH}$	3	—	$V_{P1}-1$	V
Input voltage LOW	$V_{IL}$	-0,3	—	1,5	V
Input current HIGH (note 2)	$I_{IH}$	—	—	10	$\mu\text{A}$
Input current LOW (note 2)	$I_{IL}$	—	—	10	$\mu\text{A}$
SDA output (pin 2, open collector)					
Output voltage LOW at $I_{OL} = 3\text{ mA}$	$V_{OL}$	—	—	0,4	V
Maximum output sink current	$I_{OL}$	—	5	—	mA
<b>Open collector I/O ports</b>					
P20, P21, P22, P23 (pins 4 to 7, open collector)					
Input voltage HIGH	$V_{IH}$	2	—	16	V
Input voltage LOW	$V_{IL}$	-0,3	—	0,8	V
Input current HIGH	$I_{IH}$	—	—	25	$\mu\text{A}$
Input current LOW	$-I_{IL}$	—	—	25	$\mu\text{A}$
Output voltage LOW at $I_{OL} = 2\text{ mA}$	$V_{OL}$	—	—	0,4	V
Maximum output sink current	$I_{OL}$	—	4	—	mA



DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit	
<b>A.F.C. amplifier</b>						
Inputs AFC+, AFC- (pins 8, 9)						
Transconductance for input voltages up to 1 V differential:						
AFCS1	AFCS2					
0	0	900	100	250	800	nA/V
0	1	901	15	25	35	$\mu$ A/V
1	0	910	30	50	70	$\mu$ A/V
1	1	911	60	100	140	$\mu$ A/V
Tolerance of transconductance multiplying factor (2, 4 or 8) when correction-in-band is used						
	$\Delta M_g$	-20	-	+20	%	
Input offset voltage						
	$V_{Ioff}$	-75	-	+75	mV	
Common mode input voltage						
	$V_{com}$	3	-	$V_{P1}-2,5$	V	
Common mode rejection ratio						
	CMRR	-	50	-	dB	
Power supply ( $V_{P1}$ ) rejection ratio						
	PSRR	-	50	-	dB	
Input current						
	$I_I$	-	-	500	nA	
<b>Tuning voltage amplifier</b>						
Input TI, output TUN (pins 10, 12)						
Maximum output voltage at $I_{load} = \pm 1,5$ mA						
	$V_{TUN}$	$V_{P3}-1,6$	-	$V_{P3}-0,4$	V	
Minimum output voltage at $I_{load} = \pm 1,5$ mA:						
VTM11	VTM10					
0	0	$V_{TM00}$	300	-	500	mV
1	0	$V_{TM10}$	450	-	650	mV
1	1	$V_{TM11}$	650	-	900	mV
Maximum output source current						
	$-I_{TUNH}$	2,5	-	8	mA	
Maximum output sink current						
	$I_{TUNL}$	-	40	-	mA	
Input bias current						
	$I_{TI}$	-5	-	+5	nA	
Power supply ( $V_{P3}$ ) rejection ratio						
	PSRR	-	60	-	dB	

## CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit	
<b>Tuning voltage amplifier (continued)</b>						
Minimum charge $I_T$ to tuning voltage amplifier						
TUHN1	TUHN0					
0	0	CH00	0,4	1	1,7	$\mu A \mu s$
0	1	CH01	4	8	14	$\mu A \mu s$
1	0	CH10	15	30	48	$\mu A \mu s$
1	1	CH11	130	250	370	$\mu A \mu s$
Tolerance of charge (or $\Delta V_{TUN}$ ) multiplying factor when COIB and/or TUS are used						
		$\Delta CH$	-20	-	+20	%
Maximum current $i$ into tuning amplifier						
TUHN1	TUHN0					
0	0	$I_{T00}$	1,7	3,5	5,1	$\mu A$
0	1	$I_{T01}$	15	29	41	$\mu A$
1	0	$I_{T10}$	65	110	160	$\mu A$
1	1	$I_{T11}$	530	875	1220	$\mu A$
<b>Correction-in-band</b>						
Tolerance of correction-in-band levels 12 V, 18 V and 24 V						
		$\Delta V_{CIB}$	-15	-	+15	%
<b>Band-select output ports</b>						
P10, P11, P12, P13 (pins 15 to 18)						
Output voltage HIGH at $-I_{OH} = 50$ mA (note 3)						
		$V_{OH}$	$V_{P2-0,6}$	-	-	V
Output voltage LOW at $I_{OL} = 2$ mA						
		$V_{OL}$	-	-	0,4	V
Maximum output source current (note 3)						
		$-I_{OH}$	-	130	200	mA
Maximum output sink current						
		$I_{OL}$	-	5	-	mA
<b>FDIV input (pin 20)</b>						
Input voltage (peak-to-peak value) ( $t_{rise}$ and $t_{fall} \leq 40$ ns)						
		$V_{FDIV(p-p)}$	0,1	-	2	V
Duty cycle						
		-	40	-	60	%
Maximum input frequency						
		$f_{max}$	14,5	-	-	MHz
Input impedance						
		$Z_i$	-	8	-	$k\Omega$
Input capacitance						
		$C_i$	-	5	-	pF

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit	
<b>OSC input (pin 21)</b>						
Crystal resistance at resonance (4 MHz)	$R_X$	—	—	150	$\Omega$	
<b>DAC outputs 0 to 3</b> (pins 22 to 24 and pin 1)						
Maximum output voltage (no load) at $V_{P1} = 12\text{ V}$ (note 4)	$V_{DH}$	10	—	11,5	V	
Minimum output voltage (no load) at $V_{P1} = 12\text{ V}$ (note 4)	$V_{DL}$	0,1	—	1	V	
Positive value of smallest step (1 least-significant bit)	$\Delta V_D$	0	—	350	mV	
Deviation from linearity	—	—	—	0,5	V	
Output impedance at $I_{load} = \pm 2\text{ mA}$	$Z_o$	—	—	70	$\Omega$	
Maximum output source current	$-I_{DH}$	—	—	6	mA	
Maximum output sink current	$I_{DL}$	—	8	—	mA	
<b>Power-down-reset</b>						
Maximum supply voltage $V_{P1}$ at which power-down-reset is active	$V_{PD}$	7,5	—	9,5	V	
$V_{P1}$ rise-time during power-up (up to $V_{PD}$ )	$t_r$	5	—	—	$\mu\text{s}$	
<b>Voltage level for valid module address</b>						
Voltage level at P20 (pin 4) for valid module address as a function of MA1, MA0						
MA1	MA0					
0	0	$V_{VA00}$	—0,3	—	16	V
0	1	$V_{VA01}$	—0,3	—	0,8	V
1	0	$V_{VA10}$	2,5	—	$V_{P1}-2$	V
1	1	$V_{VA11}$	$V_{P1}-0,3$	—	$V_{P1}$	V

**Notes to the characteristics**

- For each band-select output which is programmed at logic 1, sourcing a current  $I_{OHP1X}$ , the additional supply currents (A) shown must be added to  $I_{P2}$  and  $I_{P3}$  respectively.
- If  $V_{P1} < 1\text{ V}$ , the input current is limited to  $10\text{ }\mu\text{A}$  at input voltages up to 16 V.
- At continuous operation the output current should not exceed 50 mA. When the output is short-circuited to ground for several seconds the device may be damaged.
- Values are proportional to  $V_{P1}$ .

I<sup>2</sup>C BUS TIMING (Fig. 8)

I<sup>2</sup>C bus load conditions are as follows:

4 kΩ pull-up resistor to +5 V; 200 pF capacitor to GND.

All values are referred to V<sub>IH</sub> = 3 V and V<sub>IL</sub> = 1,5 V.

parameter	symbol	min.	typ.	max.	unit
Bus free before start	t <sub>BUF</sub>	4	—	—	μs
Start condition set-up time	t <sub>SU,STA</sub>	4	—	—	μs
Start condition hold time	t <sub>HD,STA</sub>	4	—	—	μs
SCL, SDA LOW period	t <sub>LOW</sub>	4	—	—	μs
SCL HIGH period	t <sub>HIGH</sub>	4	—	—	μs
SCL, SDA rise time	t <sub>R</sub>	—	—	1	μs
SCL, SDA fall time	t <sub>F</sub>	—	—	0,3	μs
Data set-up time (write)	t <sub>SU,DAT</sub>	1	—	—	μs
Data hold time (write)	t <sub>HD,DAT</sub>	1	—	—	μs
Acknowledge (from CITAC) set-up time	t <sub>SU,CAC</sub>	—	—	2	μs
Acknowledge (from CITAC) hold time	t <sub>HD,CAC</sub>	0	—	—	μs
Stop condition set-up time	t <sub>SU,STO</sub>	4	—	—	μs
Data set-up time (read)	t <sub>SU,RDA</sub>	—	—	2	μs
Data hold time (read)	t <sub>HD,RDA</sub>	0	—	—	μs
Acknowledge (from master) set-up time	t <sub>SU,MAC</sub>	1	—	—	μs
Acknowledge (from master) hold time	t <sub>HD,MAC</sub>	2	—	—	μs

Note

Timings t<sub>SU,DAT</sub> and t<sub>HD,DAT</sub> deviate from the I<sup>2</sup>C bus specification .

After reset has been activated, transmission may only be started after a 50 μs delay.




Fig. 8 I<sup>2</sup>C bus timing SAB3037.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

SAB6456  
SAB6456T

## SENSITIVE 1 GHz DIVIDE-BY-64/DIVIDE-BY-256 SWITCHABLE PRESCALER

### GENERAL DESCRIPTION

The SAB6456/SAB6456T is a prescaler for UHF/VHF tuners. It can be switched to divide-by-64 or divide-by-256 by the mode-control (MC) pin. The circuit has an input frequency range of 70 MHz to 1 GHz, has high input sensitivity and good harmonic suppression.




Fig. 1 Block diagram.

### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage	pin 8 to pin 4	$V_{CC}$	4,5	5,0	5,5	V
Supply current	pin 8	$I_{CC}$	—	21	—	mA
Input frequency range	pins 2 and 3	$f_i$	70	—	1000	MHz
Sensitivity to input voltage (r.m.s. value)		$V_{i(rms)}$	—	—	10	mV
Output voltage (peak-to-peak value)	pins 6 and 7	$V_{O(p-p)}$	—	1	—	V
Operating ambient temperature range		$T_{amb}$	0	—	80	°C

### PACKAGE OUTLINES

SAB6456 : 8-lead DIL; plastic (SOT97).

SAB6456T: 8-lead mini-pack (SO8; SOT96A).

# SAB6456 SAB6456T




Fig. 2 Pinning diagram.

## PINNING

1.	n.c.	not connected
2.	C1	} differential inputs
3.	C2	
4.	VEE	ground (0 V)
5.	MC	mode control
6.	QH	} complementary outputs
7.	QL	
8.	VCC	positive supply voltage

## FUNCTIONAL DESCRIPTION

The circuit comprises an input amplifier, a divider stage with selectable division ratio and an output stage.

The input amplifier is driven by a sinusoidal signal from the local oscillator of a television tuner. The inputs (C1, C2) are differential and are biased internally to permit capacitive coupling. When driven asymmetrically the unused input should be connected to ground via a capacitor.

The mode-control (MC) input to the divider stage is intended for static control of the division ratio, selection is made as follows:

divide-by-64 : MC pin open-circuit

divide-by-256: MC pin connected to ground

The divider stage may oscillate during no-signal conditions but this oscillation is suppressed when input signals are received.

Two complementary signals ( $Q_H$ ,  $Q_L$ ) are provided by the output differential amplifier stage. The voltage-edges of the output signals are slowed internally to reduce harmonics in the television intermediate frequency band.

**ELECTROSTATIC DISCHARGE PROTECTION**

Inputs and outputs have electrostatic discharge protection according to specification MIL-883C, class B.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC-134)

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage	pin 8 to pin 4	$V_{CC}$	—	—	7,0	V
Input voltage		$V_i$	—	—	$V_{CC}$	V
Storage temperature range		$T_{stg}$	−55	—	+150	°C
Junction temperature		$T_j$	—	—	+150	°C

**THERMAL RESISTANCE**

From junction to ambient

8-lead DIL; plastic (SOT-97A)

$R_{th\ j-a}$  120 K/W

8-lead mini-pack (SO-8; SOT-96A)

on printed circuit board

$R_{th\ j-a}$  260 K/W

on ceramic substrate

$R_{th\ j-a}$  170 K/W

**D.C. CHARACTERISTICS**

$V_{CC} = 5\text{ V}$ ;  $V_{EE} = 0\text{ V}$ ;  $T_{amb} = 25\text{ °C}$ ; test IC mounted in a test socket or on a printed circuit board; measurements taken after thermal equilibrium is established

parameter	conditions	symbol	min.	typ.	max.	unit
Output voltage HIGH		$V_{OH}$	—	—	$V_{CC}$	V
Output voltage LOW		$V_{OL}$	—	—	$V_{CC} - 0,8$	V
Supply current		$I_{CC}$	—	21	28	mA
Mode-control (MC)						
Input voltage LOW (divide-by-256)		$V_{iL}$	0	—	0,2	V
Input current LOW		$-I_L$	—	25	60	$\mu\text{A}$
Input voltage HIGH (divide-by-64)	pin 5 open-circuit	$V_{iH}$	1,4	—	3,0	V

DEVELOPMENT DATA

A.C. CHARACTERISTICS

$V_{CC} = 4,5$  to  $5,5$  V;  $V_{EE} = 0$  V;  $T_{amb} = 0$  to  $+80$  °C

parameter	conditions	symbol	min.	typ.	max.	unit
Sensitivity to input voltage (r.m.s. value)	50 $\Omega$ system					
	$f_i = 70$ MHz	$V_{i(rms)}$	—	—	10	mV
	$f_i = 150$ MHz	$V_{i(rms)}$	—	—	10	mV
	$f_i = 300$ MHz	$V_{i(rms)}$	—	—	10	mV
	$f_i = 500$ MHz	$V_{i(rms)}$	—	—	10	mV
	$f_i = 900$ MHz	$V_{i(rms)}$	—	—	10	mV
Input overload voltage (r.m.s. value)	$f_i = 1000$ MHz	$V_i$	—	—	10	mV
	50 $\Omega$ system					
Input parallel resistance	$f_i = 70$ MHz	$R_i$	300	—	—	mV
	$f_i = 1000$ MHz	$R_i$	—	560	—	$\Omega$
Input capacitance	$f_i = 70$ MHz	$C_i$	—	30	—	$\Omega$
	$f_i = 1000$ MHz	$C_i$	—	5	—	pF
Output voltage HIGH		$V_{OH}$	—	—	$V_{CC}$	V
Output voltage LOW		$V_{OL}$	—	—	$V_{CC} - 0,8$	V
Output voltage swing (peak-to-peak value)	$f_i = 70$ MHz	$V_{o(p-p)}$	0,8	1,0	1,2	V
	$f_i = 1000$ MHz; $R_L = 820 \Omega$ ; $C_L = 60$ pF	$V_{o(p-p)}$	0,17	—	—	V
Attenuation of third harmonic at output	$f_i = 800$ MHz; $R_L = 820 \Omega$ ; $C_L = 60$ pF		—15	—23	—	dB
Output unbalance	see Fig. 3	$\Delta V_o$	—	—	0,1	V
Output resistance		$R_o$	—	500	—	$\Omega$






Fig. 3 Test circuit for output unbalance measurement.




Fig. 4 Typical input sensitivity curve:  
 $V_{CC} = 5 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ .

DEVELOPMENT DATA




Fig. 5 Smith chart of typical input impedance:  
 $V_{i(rms)} = 25 \text{ mV}$ ;  $V_{CC} = 5 \text{ V}$ ; reference value =  $50 \text{ } \Omega$ .



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

# SAB8726

## SENSITIVE 2.6 GHz DIVIDE-BY-2 PRESCALER

### GENERAL DESCRIPTION

The SAB8726 is a prescaler for satellite television applications. It has an input frequency range of 1 GHz to 2.6 GHz with high input sensitivity.




Fig. 1 Block diagram.

### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage	pin 1 to pins 4, 5	$V_{CC}$	4.5	5.0	5.5	V
Supply current	pin 1	$I_{CC}$	—	35	—	mA
Input frequency range	pins 2 and 3	$f_i$	1	—	2.6	GHz
Input sensitivity						
Input voltage (RMS value)		$V_{i(rms)}$	—	—	-10/70	dBm/mV
Output voltage (RMS value)	pins 6 and 7	$V_{o(rms)}$	—	-8/90	—	dBm/mV
Operating ambient temperature range		$T_{amb}$	0	—	80	°C

### PACKAGE OUTLINE

8-lead DIL; plastic (SOT97).




Fig. 2 Pinning diagram.

**PINNING**

1	V <sub>CC</sub>	positive supply voltage
2	C1	} differential inputs
3	C2	
4	V <sub>EE</sub>	ground (0 V)
5	V <sub>EE</sub>	ground (0 V)
6	Q <sub>1</sub>	} complementary outputs
7	Q <sub>2</sub>	
8	n.c.	not connected

**FUNCTIONAL DESCRIPTION**

This IC is designed to be driven by a sinusoidal 1 GHz to 2.6 GHz signal from the local-oscillator of a satellite TV tuner.

The inputs (C1, C2) are differential and are internally biased to permit capacitive coupling (Fig. 5a). When driven asymmetrically the unused input should be connected to ground via a capacitor (Fig. 5b).

The divider stage will oscillate without an input signal but this oscillation will be suppressed when an input signal within the specified range is applied.

Two complementary signals (Q<sub>1</sub>, Q<sub>2</sub>) are provided by the output differential amplifier stage (Fig. 5c).

For asymmetrical output, the unused output should be connected to ground via a 50 Ω resistor and a capacitor (Fig. 5d).

**ELECTROSTATIC DISCHARGE PROTECTION**

Inputs and outputs have electrostatic discharge protection in accordance with specification MIL-STD-883C, class A.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage (DC)	$V_{CC}$	—	7.0	V
Input voltage	$V_i$	0	$V_{CC}$	V
Storage temperature range	$T_{stg}$	−55	+150	°C
Operating ambient temperature range	$T_{amb}$	0	+80	°C
Junction temperature	$T_j$	—	+150	°C

**THERMAL RESISTANCE**

From junction to ambient

$$R_{thj-a} = 120 \text{ K/W}$$

**DC CHARACTERISTICS**

$V_{CC} = 5 \text{ V} \pm 10\%$ ;  $V_{EE} = 0 \text{ V}$ ;  $T_{amb} = 0 \text{ to } 80 \text{ }^\circ\text{C}$ ; test IC mounted in a test socket or on a printed circuit board; measurements taken after thermal equilibrium is established; unless otherwise specified.

parameter	conditions	symbol	min.	typ.	max.	unit
Supply current		$I_{CC}$	—	35	45	mA
Output voltage HIGH		$V_{OH}$	—	—	$V_{CC}$	V
Output voltage LOW		$V_{OL}$	—	—	$V_{CC}-0.4$	V

DEVELOPMENT DATA

**AC CHARACTERISTICS**

$V_{CC} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = 0\text{ to }+80\text{ }^\circ\text{C}$ ; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit	
<b>Input</b>							
Input frequency range		$f_i$	1	—	2.6	GHz	
Input sensitivity	50 $\Omega$ system						
Input voltage (RMS value)		$f_i = 1\text{ GHz}$	$V_{i(rms)}$	—	—	-10/70	dBm/mV
		$f_i = 2.6\text{ GHz}$	$V_{i(rms)}$	—	—	-10/70	dBm/mV
Input overload voltage (RMS value)	50 $\Omega$ system						
		$f_i = 1\text{ GHz}$	$V_{i(rms)}$	7/500	—	—	dBm/mV
		$f_i = 2.6\text{ GHz}$	$V_{i(rms)}$	7/500	—	—	dBm/mV
<b>Output</b>							
Output voltage HIGH		$V_{OH}$	—	—	$V_{CC}$	V	
Output voltage LOW		$V_{OL}$	—	—	$V_{CC}-0.4$	V	
Output voltage level at $V_i = 0\text{ dBm}$	$f_i = 2\text{ GHz}$ ; $R_L = 50\ \Omega$	$V_o$	—	-8/90	—	dBm/mV	
Output resistance		$R_o$	—	50	—	$\Omega$	






Fig. 3 Typical input sensitivity curve:  $V_{CC} = 5\text{ V}$ ;  $T_{amb} = 25\text{ }^\circ\text{C}$ .




DEVELOPMENT DATA

Fig. 4 Smith chart of typical input impedance: input level = -10 dBm;  $V_{CC} = 5\text{ V}$ ; reference value = 50  $\Omega$ .


APPLICATION INFORMATION




(a) Symmetrical input.



(b) Asymmetrical input.



(c) Symmetrical output.



(d) Asymmetrical output.

Fig. 5 Pin configurations for symmetrical/asymmetrical input and output.

Note to Fig. 5

To minimize possible harmonics the symmetrical output is preferred.



### UNIVERSAL DAC (UDAC)

#### GENERAL DESCRIPTION

The SAD1009 is intended as a peripheral to a microcontroller-based servo system in video cassette recorders. The device relieves the microcontroller of some of the real time functions. These functions include; generation of programmable pulse width signals (duty factor etc.) and accurate measurement of time period signals (tacho signal etc.). The SAD1009 has nine programmable output ports. All functions of the UDAC are programmable. Commands and data from the microcontroller are loaded via a bidirectional bus using a 16-bit format. Data from the time period measurement is transferred to the microcontroller via the same bidirectional bus, also using a 16-bit format. The clock signal for this device is provided by the quartz oscillator of the microcontroller.

#### Features

- Generation of programmable pulse width signals
- Measurement of time period signals
- All functions are programmable


#### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage range		$V_{DD}$	4,75	5,0	5,25	V
<b>Inputs</b>						
Input voltage						
LOW		$V_{IL}$	—	—	0,8	V
HIGH		$V_{IH}$	2,4	—	—	V
Input leakage current		$\pm I_I$	—	—	1	$\mu A$
Input capacitance		$C_I$	—	—	7,5	pF
<b>Outputs</b>						
Output voltage						
LOW	$I_{OL} = 1,6 \text{ mA}$	$V_{OL}$	—	—	0,4	V
HIGH	$I_{OH} = -1,0 \text{ mA}$	$V_{OH}$	$V_{DD} - 0,4$	—	—	V
Output sink current		$I_O$	—	—	1,6	mA
Output source current		$-I_O$	—	—	1,0	mA

#### PACKAGE OUTLINES

SAD1009P: 24-lead DIL; plastic (SOT101A).

SAD1009T: 24-lead mini-pack; plastic (SO24; SOT137A).



7281459

Fig. 1 Block diagram.

**PINNING**




Fig. 2 Pinning diagram.

DEVELOPMENT DATA

**Power supply**

V<sub>DD</sub> positive supply voltage (+5 V)  
 V<sub>SS</sub> ground (0 V)

**Inputs**

S/ $\bar{L}$  shift/latch input  
 FOSC oscillator input  
 TXD serial clock

**Special inputs**

TIM timer input

**Outputs**

Q0 to Q8 programmable output ports  
 PPW1 to PPW7 programmable pulse width outputs

**Input/outputs**

RXD serial data  
 R/ $\bar{O}$  handshake

## FUNCTIONAL DESCRIPTION

## Loading data

All commands and data are loaded into the SAD1009 via the bidirectional bus (TXD, RXD). The bidirectional bus is compatible with the serial interface of the '8051' microcontroller, using mode 0.

A 16-bit word is used to program a function of the UDAC. The first 3-bits received from the RAM constitute the address and the remaining 13-bits are data (LSB first, MSB last). None of the functions require all 13-bits of data, therefore, 16-bit words contain a number of immaterial bits (x). The programming format is shown in Table 1.

To shift a program word into the input buffer of the UDAC the  $S/\bar{L}$  line (shift/latch not) must be HIGH. The contents of the input buffer are transferred to the appropriate RAM on the HIGH-to-LOW transition of the  $S/\bar{L}$  signal. When  $S/\bar{L}$  is LOW the input buffer is disabled and cannot accept new incoming information. Fig. 3 illustrates the program reception cycle.

Table 1 Programming format

bit	status	PPW1	PPW2	PPW3	PPW4	PPW5	PPW6	PPW7
1	L	H	L	H	L	H	L	H
2	L	L	H	H	L	L	H	H
3	L	L	L	L	H	H	H	H
4	$\overline{\text{RESET}}$	Q8	X	X	X	X	Q4	Q6
5	X	X	X	X	X	X	Q5	Q7
6	X	X	X	X	X	X	X	X
7	X	X	X	X	X	X	X	X
8	X	X	X	X	X	X	X	X
9	Q0	D8	D8	D8	D8	D8	D8	D8
10	Q1	D7	D7	D7	D7	D7	D7	D7
11	Q2	D6	D6	D6	D6	D6	D6	D6
12	Q3	D5	D5	D5	D5	D5	D5	D5
13	X	D4	D4	D4	D4	D4	D4	D4
14	X	D3	D3	D3	D3	D3	D3	D3
15	M1	D2	D2	D2	D2	D2	D2	D2
16	M2	D1	D1	D1	D1	D1	D1	D1

## Where:

X : don't care

D1 to D8: data for programming pulse width, D1 = MSB and D8 = LSB




Fig. 3 Program reception cycle: a) normal reception cycle; b) no information is loaded into the input buffer, the RAMs contents remain unchanged.

**Pulse width modulated outputs**

The UDAC has seven pulse width modulated outputs (PPW1 to PPW7). The output PPW1 is slightly different to outputs PPW2 to PPW7, the difference is explained below. Each output produces a pulse width modulated signal with a duty factor programmable in steps of 1/256 and has a repetition frequency of approximately 23 kHz. These pseudo analogue signals are used to control the capstan and reel drives. Motor control can be performed in the following ways:

- convert the pulse width modulated signal into an analogue signal using filtering and analogue power amplification
- by feeding the pulse width modulated signal to the motor via a power switch and a switch mode filter

To conserve power use the second method for control of the capstain and reel motors. For the scanner control two outputs are available, so that by weighted addition a higher resolution can be achieved.

PPW1 is also an 8-bit programmable output, with a repetition frequency of 23 kHz. The difference is the low frequency contents of the signal are reduced by changing the distribution of the HIGH and LOW level portions. This redistribution means that a filter with two poles; each at 43 μs, is sufficient to reduce the peak-to-peak ripple to less than 1 LSB. This output is for use in applications where long filter delays are not tolerated.

DEVELOPMENT DATA

**Clock frequency**

The clock signal of the UDAC is derived from the quartz oscillator of the microcontroller. The clock frequency should not exceed 6 MHz. The device also contains a programmable 'divide by two' circuit which allows these frequencies to be doubled, thus 6 MHz or 12 MHz microcontrollers can be used. The FOSC signal can be divided by two using bit M1 of RAM 0 (see Table 2).

**Table 2** UDAC adjustment

bit M1	quartz frequency (MHz)
H	12
L	6

**Programmable output ports**

A total of nine output ports can be programmed to supply a HIGH or LOW level signal. Four of these outputs (Q4 to Q7) are intended to supply information about the breaking and direction of the capstan and reel motors, therefore these output ports must be programmed at the same time as the pulse widths of PPW6 and PPW7. Output port Q8 is programmed at the same time as PPW1. The other four output ports (Q0 to Q3) are programmed by RAM 0.

**Measurement of the time period**

To facilitate accurate measurement of the time period (falling edge to falling edge) of a signal applied to TIM, the UDAC contains a 16-bit counter and a buffer to store the contents of the previous counter measurement. The counter operates at a frequency of  $f_{\text{CLOCK}}/2$  or  $f_{\text{CLOCK}}/16$ , the counter can be programmed using bit M2 of RAM 0. This timer can record periods of up to 21,8 ms and 175 ms respectively (see Table 3). When the time period is too long and the timer overflows, the microcontroller is loaded with a hex 'FFFF' when it reads the time period after the next pulse.

**Table 3** Counter frequency

M2	division ratio	time period (max.)	frequency	resolution
L	2	21,8 ms	46 Hz	333 ns
H	6	175 ms	5,7 Hz	2,67 $\mu$ s

Data from the timer can be transferred to the microcontroller via a bidirectional bus when the handshaking signal pin  $R/\bar{O}$  is pulled LOW by the microcontroller. The LSB is transferred first and the MSB last. After the data has been transferred pin  $R/\bar{O}$  remains in a LOW state (pulled down by the UDAC) until a new measurement of the time period is concluded. Note that each measurement of a time period can only be read once. After the next input pulse the 'data ready' state is signalled to the microcontroller by releasing the  $R/\bar{O}$  pin, so that the microcontroller reads a HIGH level on this pin.

#### Note

During the 'data not ready' state the  $R/\bar{O}$  is in a low impedance state and during the 'data ready' state the  $R/\bar{O}$  is in a high impedance state (= HIGH). To speed up the transition from LOW-to-HIGH, the high impedance state is preceded by a short period of low impedance HIGH state.

#### Reset

The device can be reset by software by loading a LOW into the  $\overline{\text{RESET}}$  bit of RAM 0. The effect of this reset is as follows:

- RAM 0; not influenced
- RAM 1; duty factor = 50%, Q8 = LOW
- RAM 2 to 5; duty factor = 50%
- RAM 6 to 7; duty factor = 0 and Q4 to Q7 = LOW

The reset is de-activated automatically on the next LOW-to-HIGH transition of  $S/\bar{L}$ . This allows new program information to be loaded and transferred to any RAM without having finished the reset. Due to RAM 0 not being influenced by the reset, the data required after the reset can be loaded along with the reset command.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	conditions	symbol	min.	max.	unit
Supply voltage range		$V_{DD}$	—	7	V
Input voltage range	note 1	$V_I$	-0,5	$V_{DD} + 0,5$	V
Input voltage at S/ $\bar{C}$		V4-12	-0,5	$V_{DD} + 2,0$	V
D.C. current into any input		$\pm I_I$	—	10	mA
D.C. current from any output		$\pm I_O$	—	10	mA
D.C. current into $V_{DD}$		$\pm I_I$	—	25	mA
D.C. current into $V_{SS}$		$\pm I_I$	—	25	mA
Total power dissipation	note 2	$P_{tot}$	—	200	mW
Storage temperature range		$T_{stg}$	-55	+150	°C
Operating ambient temperature range		$T_{amb}$	-20	+70	°C

**Notes to ratings**

1. Input voltage should not exceed 7 V unless otherwise specified.
2. Diminishes by 5 mW/K from 60 °C.

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').



**D.C. CHARACTERISTICS**

$V_{DD} = 4,75$  to  $5,25$  V;  $T_{amb} = -20$  to  $70$  °C, unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage range	$V_O = V_{DD}$ , $I_O = 0$ mA on all outputs; $V_I = V_{SS}$ on all inputs	$V_{DD}$	4,75	5,0	5,25	V
Supply current range		$I_{DD}$	—	100	—	$\mu$ A
<b>TXD, RXD, S/L, R/O</b>						
Input voltage	note 1					
LOW		$V_{IL}$	—	—	0,8	V
HIGH		$V_{IH}$	2,4	—	—	V
Input leakage current		$\pm I_I$	—	—	1	$\mu$ A
Input capacitance		$C_I$	—	—	7,5	pF
<b>RXD, R/O, Q0 to Q7</b>						
Output voltage	note 2 $I_{OL} = 1,6$ mA $I_{OH} = -1,0$ mA					
LOW		$V_{OL}$	—	—	0,4	V
HIGH		$V_{OH}$	$V_{DD}-0,4$	—	—	V
Output sink current		$I_O$	—	—	1,6	mA
Output source current		$-I_O$	—	—	1,0	mA
<b>FOSC</b>						
Input voltage						
LOW		$V_{IL}$	—	—	0,8	V
HIGH		$V_{IH}$	2,4	—	—	V
Input leakage current		$\pm I_I$	—	—	1	$\mu$ A
Input capacitance		$C_I$	—	—	7,5	pF

## D.C. CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>RXD</b>	used as input					
Input leakage current		$\pm I_I$	—	—	10	$\mu\text{A}$
<b>TIM</b>						
Input voltage						
LOW		$V_{IL}$	—	—	$0,3 \times V_{DD}$	V
LOW	$V_{DD} = 5 \text{ V at } 20 \text{ }^\circ\text{C}$	$V_{IL}$	—	1,8	—	V
HIGH		$V_{IH}$	$0,7 \times V_{DD}$	—	—	V
HIGH	$V_{DD} = 5 \text{ V at } 20 \text{ }^\circ\text{C}$	$V_{IH}$	—	2,9	—	V
Hysteresis	used as input	$V_{hys}$	—	730	—	mV
<b>R/<math>\bar{O}</math></b>	used as input					
Output resistance		$R_O$	500	—	1000	$\Omega$
Input leakage current		$\pm I_I$	—	—	10	$\mu\text{A}$
<b>R/<math>\bar{O}</math></b>	used as output; open drain output; note 3; see Fig. 7					
Output voltage						
LOW	$I_{OL} = 0,4 \text{ mA}$	$V_{OL}$	—	—	0,8	V
HIGH	$I_{OH} = -0,4 \text{ mA}$	$V_{OH}$	$V_{DD} - 0,8$	—	—	V
<b>PPW1 to PPW7</b>						
Output voltage						
LOW	$I_{OL} = 4 \text{ mA}$	$V_{OL}$	—	—	0,4	V
HIGH	$I_{OH} = -4 \text{ mA}$	$V_{OH}$	$V_{DD} - 0,4$	—	—	V
Output sink current		$I_O$	—	—	4	mA
Output source current		$-I_O$	—	—	4	mA

## Notes to the d.c. characteristics

1. This value applies to TXD and S/ $\bar{L}$ , the input leakage current for RXD and R/ $\bar{O}$  is shown above.
2. This value applies to RXD and Q0 to Q7, the output voltage for R/ $\bar{O}$  is shown above.
3. After a LOW-to-HIGH transition of the R/ $\bar{O}$  output, the port is held HIGH for approximately one clock cycle. This low impedance HIGH period is followed by the high impedance OFF-state.

A.C. CHARACTERISTICS

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>RXD, R/<math>\bar{O}</math>, Q0 to Q7</b>						
Output transition time	$C_L = 50 \text{ pF}$					
LOW-to-HIGH		$t_{TLH}$	—	—	30	ns
HIGH-to-LOW		$t_{THL}$	—	—	30	ns
<b>FOSC</b>						
Maximum pulse frequency	$M1 = L$ $M1 = H$	$f_{max}$	—	—	12	MHz
		$f_{max}$	—	—	6	MHz
Minimum pulse width						
LOW		$t_{WL}$	20	—	—	ns
HIGH		$t_{WH}$	20	—	—	ns
<b>TXD</b>						
Pulse frequency		$f_{max}$	—	—	6	MHz
Pulse width						
LOW		$t_{WL}$	50	—	—	ns
HIGH		$t_{WH}$	50	—	—	ns
<b>RXD</b>						
Set-up time	used as input; see Fig. 5					
RXD to TXD		$t_{SURXD}$	50	—	—	ns
Hold time						
RXD to TXD		$t_{HDRXD}$	50	—	—	ns
<b>RXD</b>						
Propagation delay	used as output; see Fig. 6					
TXD to RXD		$t_{PRXD}$	—	—	50	ns
R/ $\bar{O}$ to RXD		$t_{PR/O}$	—	—	50	ns
<b>S/<math>\bar{L}</math></b>	see Fig. 7					
Pulse width LOW						
Set-up time						
TXD to S/ $\bar{L}$		$t_{SUTXD}$	50	—	—	ns
Hold time						
TXD to S/ $\bar{L}$	$t_{HDTXD}$	50	—	—	ns	
Propagation delay						
S/ $\bar{L}$ to Q0 - Q7		$t_p$	—	—	50	ns
<b>TIM</b>						
Pulse width						
LOW	$M2 = \text{LOW}$	$t_{WL}$	700	—	—	ns
LOW	$M2 = \text{HIGH}$	$t_{WL}$	5,4	—	—	$\mu\text{s}$
HIGH		$t_{WH}$	100	—	—	ns




Fig. 4 Equivalent R/O output port.




Fig. 5 RXD input waveform.




Fig. 6 RXD output waveform.




Fig. 7 S/L input waveform.

## MULTI-NORM PULSE-PATTERN GENERATOR

### GENERAL DESCRIPTION

The SAD1019 is part of a frame transfer image sensor camera system which uses the NXA series of frame transfer image sensors. The device provides the vertical transport pulses necessary, for the operation of the frame transfer image sensors and a start-stop signal for the horizontal clock generator. The drive pulses and clock signals for the SAD1019 are provided by the universal sync generator (SAA1043).


### Features

- Vertical transport pulses for the image region and storage region of the image sensor during field blanking ( $\phi_A$  and  $\phi_B$  pulses)
- Colour separation and transport of one line of sensor information to the output register during line blanking ( $\phi_B$ , TG and  $\phi_C$  pulses)
- Other additional pulses required for the control and processing in the frame transfer image sensor camera

### PACKAGE OUTLINES

SAD1019: 24-lead DIL; plastic (SOT101B).

SAD1019T: 24-lead mini-pack; plastic (SO24; SOT137A).



7281379

Fig.1 Block diagram.

## PINNING




Fig.2 Pinning diagram.

DEVELOPMENT DATA

**Power supplies**

V<sub>DD</sub> positive supply voltage (+ 5 V)  
 V<sub>SS</sub> ground (0 V)

**Inputs (CMOS)**

CLOCK clock input from SAA1043, typ. 2.5 MHz (625 lines) or typ. 2.51748 MHz (525 lines).  
 5 MHz mode, typ. 5 MHz (625 lines) or 5.03496 MHz (525 lines)  
 FH80 clock input from SAA1043, typ. 1.25 MHz (625 lines) or 1.25874 MHz (525 lines)  
 H1 H1 input from SAA1043, typ. 15.625 kHz (625 lines) or typ. 15.734 kHz (525 lines)  
 V1 V1 input from SAA1043, typ. 50 Hz (625 lines) or 59.94 Hz (525 lines)  
 NORM norm-selection input, 625 lines = LOW, 525 lines = HIGH

**Outputs (CMOS push-pull)**

phi\_1A to phi\_4A sensor image section control to drivers  
 phi\_1B to phi\_4B sensor storage section control to drivers  
 phi\_1C to phi\_3C low frequency outputs for transport pulses to pixel oscillator  
 DCP DC clamp pulse  
 FI frame identification  
 SS start/stop for pixel generator  
 BLC black-level clamping  
 TG<sub>1</sub> and TG<sub>2</sub> transfer gate control to drivers

## FUNCTIONAL DESCRIPTION

### 625 line mode (NORM = LOW, see Figs 3 to 7)

One complete cycle of the multi-norm pulse-pattern generator (MNPPG) occurs after a command from the synchronization pulse generator (SYN). This cycle consists of 294 line cycles which are used to read out the sensor information followed by transport of the integrated information from the image area to the storage area of the sensor. Once this cycle has been completed the device enters into a 'wait' status period which lasts until the device receives a start command from the SYN.

The cycle is restarted with a V-pulse from the SYN. The falling edge of this pulse is detected in the MNPPG and results in a reset of the start counter as well as providing the field information (field 1/2). The start counter counts 11 lines and then the line cycle information is read from the line ROM. The start of the line cycle occurs at line 22 in frame 1 and line 335 in frame 2. The H1 pulse of the SYN controls the position of the line cycle with respect to the SYN pulses. The H1 pulse sets the correct value in the line counter of the MNPPG.

The control counter counts the number of line cycles and switches the line cycle to field cycle after 294 lines (in both fields), then the field cycle information is read from the field ROM. The control counter was reset before the switch over had taken place, it now counts the field cycles. The field cycle lasts for 294 cycles of the  $\overline{\phi_{4B}}$  pulse and then the device enters the wait status period again.

The device will continue to operate in the manner described, until the overall system is switched off.

### 525 line mode (NORM = HIGH)

The basic operation is identical except for variations in the start points and number of transports (see Figs 8 to 12).

### Operating modes

#### *Synchronization generator (SAA1043)*

The H1 pulse from the SAA1043, due to internal delays, is out of phase with the MNPPG clock signal. The following method is used to obtain the correct phase relationship between the H1 pulse and the MNPPG output. The H1 pulse and the FH80 are clocked into a flip-flop, at the output of the flip-flop the timing of the H1 and FH80 signals are in phase. The output of the flip-flop is sampled with that of the CLOCK, which is in phase with the FH80. In this way a reliable fixed phase relationship between SYN and MNPPG is obtained.

#### *Other operating modes*

- single 2.5 MHz operation:  
If another synchronization pulse generator is used, in which an H1 pulse is in phase with the CLOCK, a single 2.5 MHz clock signal can be used.  
Connect the 2.5 MHz to the CLOCK and with delay circuitry (RC elements, 50 ns approx.) to FH80.
- single 5 MHz operation:  
If another synchronization pulse generator is used, in which an H1 pulse is in phase with the CLOCK, a single 5 MHz clock signal can be used.  
Connect the 5 MHz to the CLOCK and connect FH80 to ground.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range (pin 24)	$V_{DD}$	-0.5	+ 7.0	V
Supply current (pin 24)	$I_{DD}$	-	50	mA
Supply current (pin 12)	$I_{SS}$	-	50	mA
Input voltage range	$V_I$	-0.5	$V_{DD} + 0.5^*$	V
Input current	$\pm I_I$	-	10	mA
Output current	$\pm I_O$	-	10	mA
Total power dissipation per package	$P_{tot}$	-	500	mW
Power dissipation per output	$P_O$	-	25	mW
Operating ambient temperature range	$T_{amb}$	-25	+ 70	°C
Storage temperature range	$T_{stg}$	-55	+ 150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is good practice to take normal precautions appropriate to handling MOS devices (see 'Handling MOS Devices').

DEVELOPMENT DATA


\*  $V_{DD} + 0.5$  V not to exceed 7.0 V.

## CHARACTERISTICS

 $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ , unless otherwise specified


parameter	conditions	symbol	min.	typ.	max.	unit
<b>Current</b>						
Supply current	on all outputs; $I_O = 0 \text{ mA}$	$I_{DD}$	—	—	10	$\mu\text{A}$
<b>Inputs H1, V1, NORM, CLOCK and FH80</b>						
Input voltage HIGH	CMOS compatible	$V_{IH}$	$0.7V_{DD}$	—	—	V
Input voltage LOW		$V_{IL}$	—	—	$0.3V_{DD}$	V
<b>Outputs</b>						
Output voltage HIGH	all outputs except BLC; $-I_O = 0.8 \text{ mA}$ ; $V_{DD} = 5 \text{ V}$	$V_{OH}$	—	—	$V_{DD}-0.5$	V
Output voltage LOW	all outputs except BLC; $I_O = 2.9 \text{ mA}$ ; $V_{DD} = 5 \text{ V}$	$V_{OL}$	—	—	0.5	V
<b>Black level clamping (BLC)</b>						
Output voltage HIGH	$-I_O = 2.6 \text{ mA}$ ; $V_{DD} = 5 \text{ V}$	$V_{OH}$	—	—	$V_{DD}-0.5$	V
Output voltage LOW	$I_O = 2.9 \text{ mA}$ ; $V_{DD} = 5 \text{ V}$	$V_{OL}$	—	—	0.5	V

DEVELOPMENT DATA



7Z81381


Fig.3 Line transport (625 lines).



7Z81383.1

(1)  $\overline{TG_1}$  = HIGH state.


Fig.4 Image sensor transport, field 2 (625 lines).



(1)  $\overline{TG_1}$  = HIGH state.


Fig.5 Image sensor transport, field 1 (625 lines).

DEVELOPMENT DATA



7281390.1


Fig.6 Pulse pattern during field blanking (625 lines).



7Z81387.1


Fig.7 MNPPG cycles during field blanking (625 lines).

DEVELOPMENT DATA



7281385


Fig.8 Line transport (525 lines).



7281382.1

(1)  $\overline{TG_1}$  = HIGH state.

Fig.9 Image sensor transport, field 2 (525 lines).




7Z81386.1

(1)  $\overline{TG_1}$  = HIGH state.

Fig.10 Image sensor transport, field 1 (525 lines).




DEVELOPMENT DATA



7Z81388.1

Fig.11 Pulse pattern during field blanking (525 lines)



7Z81388.1

Fig.12 MNPPG cycles during field blanking (525 lines).

## REMOTE CONTROL SYSTEM FOR INFRARED OPERATION

The SAF1032P (receiver/decoder) and the SAF1039P (transmitter) form the basic parts of a sophisticated remote control system (pcm: pulse code modulation) for infrared operation. The ICs can be used, for example, in TV, audio, industrial equipment, etc.

Features:

**SAF1032P** receiver/decoder:

- 16 programme selection codes
- automatic preset to stand-by at power 'ON', including automatic analogue base settings to 50% and automatic preset of programme selection '1' code
- 3 analogue function controls, each with 63 steps
- single supply voltage
- protection against corrupt codes.

**SAF1039P** transmitter:

- 32 different control commands
- static keyboard matrix
- current drains from battery only during key closure time
- two transmission modes selectable.

The devices are implemented in LOC MOS (Local Oxidation Complementary MOS) technology to achieve an extremely low power consumption.

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take handling precautions into account.




Fig. 1 Pin designations.

### PACKAGE OUTLINES

SAF1032P: 18-lead DIL; plastic (SOT102).

SAF1039P: 16-lead DIL; plastic (SOT38Z).

**PINNING**

To facilitate easy function recognition, each integrated circuit pin has been allocated a code as shown below.

**SAF1032P**

1	L3ØT	linear output	10	HØLD	control input
2	L2ØT	linear output	11	DATA	data input
3	L1ØT	linear output	12	MAIN	reset input
4	BIND	binary 8 output	13	ØSCI	clock input
5	BINC	binary 4 output	14	SELD	binary 8 output
6	BINB	binary 2 output	15	SELC	binary 4 output
7	BINA	binary 1 output	16	SELB	binary 2 output
8	TVØT	on/off input/output	17	SELA	binary 1 output
9	VSS		18	VDD	

**SAF1039P**


1	TRX0	keyboard input	9	TRØ1	oscillator control input
2	TRX1	keyboard input	10	TRØ2	oscillator control input
3	TRX2	keyboard input	11	TRSL	keyboard select line
4	TRX3	keyboard input	12	TRY3	keyboard input
5	TRDT	data output	13	TRY2	keyboard input
6	TINH	inhibit output/mode select input	14	TRY1	keyboard input
7	TRØS	oscillator output	15	TRY0	keyboard input
8	VSS		16	VDD	

**BASIC OPERATING PRINCIPLES**

The data to be transmitted are arranged as serial information with a fixed pattern (see Fig. 2), in which the data bit-locations  $B_0$  to  $B_4$  represent the generated key-command code. To cope with IR (infrared) interferences of other sources a selective data transmission is present. Each transmitted bit has a burst of 26 oscillator periods.

Before any operation will be executed in the receiver/decoder chip, the transmitted data must be accepted twice in sequence. This means the start code must be recognized each time a data word is applied and comparison must be true between the data bits of two successively received data words. If both requirements are met, one group of binary output buffers will be loaded with a code defined by the stored data bits, and an internal operation can also take place. See operating code table.

The contents of the 3 analogue function registers are available on the three outputs in a pulse code versus time modulation format after D (digital) to A (analogue) conversion. The proper analogue levels can be obtained by using simple integrated networks. For local control a second transmitter chip (SAF1039P) is used (see Fig. 7).



(1)  $T_0 = 1$  clock period = 128 oscillator periods. (2)  $f_t$  in kHz.

Fig. 2 Pattern for data to be transmitted.

**TIMING CONSIDERATIONS**

The transmitter and receiver operate at different oscillator frequencies. Due to the design neither frequency is very critical, but correlation between them must exist. Calculation of these timing requirements shows the following.

With a tolerance of  $\pm 10\%$  on the oscillator frequency ( $f_t$ ) of the transmitter, the receiver oscillator frequency ( $f_r = 3 \times f_t$ ) must be kept constant with a tolerance of  $\pm 20\%$ .

On the other hand, the data pulse generated by the pulse stretcher circuit (at the receiver side) may vary  $\pm 25\%$  in duration.

GENERAL DESCRIPTION OF THE SAF1039P TRANSMITTER




Fig. 3 Block diagram of SAF1039P transmitter.

Any keyboard activity on the inputs TRX0 to TRX3, TRY0 to TRY3 and TRSL will be detected. For a legal key depression, one key down at a time (one TRX and TRY input activated), the oscillator starts running and a data word, as shown on the previous page, is generated and supplied to the output TRDT. If none, or more than 2 inputs are activated at the same time, the input detection logic of the chip will generate an overall reset and the oscillator stops running (no legal key operation).

This means that for each key-bounce the logic will be reset, and by releasing a key the transmitted data are stopped at once.

The minimum key contact time required is the duration of two data words. The on-chip oscillator is frequency controlled with the external components R1 and C1 (see circuit Fig. 6); the addition of resistor R2 means that the oscillator frequency is practically independent of supply voltage variations. A complete data word is arranged as shown in Fig. 2, and has a length of  $32 \times T_0$  ms, where  $T_0 = 2^7/f_t$ .

Operation mode

	DATA	FUNCTION OF TINH
1	unmodulated: LOCAL operation	output, external pull-up resistor to VDD
2	modulated: REMOTE control	input, connected to VSS

GENERAL DESCRIPTION OF THE SAF1032P RECEIVER/DECODER




Fig. 4 Block diagram of SAF1032P receiver/decoder.

The logic circuitry of the receiver/decoder chip is divided into four main parts as shown in the block diagram above.

**Part I**

This part decodes the applied DATA information into logic '1' and '0'. It also recognizes the start code and compares the stored data-bits with the new data-bits accepted.

**Part II**

This part stores the programme selection code in the output group (BINF) and memorizes it for condition HOLD = LOW.

It puts the functional code to output group (SELF) during data accept time, and decodes the internally used analogue commands (ANDEC).

**Part III**

This part controls the analogue function registers (each 6-bits long), and connects the contents of the three registers to the analogue outputs by means of D/A conversion. During sound mute, output L1ØT will be forced to HIGH level.

**Part IV**

This part keeps track for correct power 'ON' operation, and puts chip in 'stand-by' condition at supply voltage interruptions.

The logic design is dynamic and synchronous with the clock frequency (ØSCI), while the required control timing signals are derived from the bit counter (BITC).

**Operation**

Serial information applied to the DATA input will be translated into logic '1' and '0' by means of a time ratio detector.

After recognizing the start code (CSTØ) of the data word, the data bits will be loaded into the data shift register (SRDT). At the first trailing edge of the following data word a comparison (KØM) takes place between the contents of SRDT and the buffer register (BFR). If SRDT equals BFR, the required operation will be executed under control of the comparator counter (CØMP).

As shown in the operating code table on the next page, the 4-bit wide binary output buffer (BINF) will be loaded for BFR0 = '0', while for BFR0 = '1' the binary output buffer (SELF), also 4-bit wide will be activated during the data accept time.

At the same time operations involving the internal commands are executed. The contents of the analogue function registers (each 6-bits long) are controlled over 63 steps, with minimum and maximum detection, while the D/A conversion results in a pulsed output signal with a conversion period of 384 clock periods (see Fig. 5).

First power 'ON' will always put the chip in the 'stand-by' position. This results in an internal clearing of all logic circuitry and a 50% presetting of the contents of the analogue registers (analogue base value). The programme selection '1' code will also be prepared and all the outputs will be non-active (see operating output code table).

From 'stand-by' the chip can be made operational via a programme selection command, generated LOCAL or via REMOTE, or directly by forcing the TV ON/OFF output (TVØT) to zero for at least 2 clock periods of the oscillator frequency.

For POWER ON RESET a negative-going pulse should be applied to input MAIN, when V<sub>DD</sub> is stabilized; pulse width LOW ≥ 100 µs.




Fig. 5 Analogue output pulses.



OPERATING CODE TABLE

key-matrix position			buffer BFR					BINF (BIN.)				SELF (SEL.)				function
TRX.	TRY.	TRSL	0	1	2	3	4	A	B	C	D	A	B	C	D	
0	0	0	0	0	1	1	0	0	0	0	0	1	1	1	1	programme select + ON
0	1	0	0	0	0	1	0	1	0	0	0	1	1	1	1	
0	2	0	0	0	1	0	0	0	1	0	0	1	1	1	1	
0	3	0	0	0	0	0	0	1	1	0	0	1	1	1	1	
1	0	0	0	1	1	1	0	0	0	1	0	1	1	1	1	
1	1	0	0	1	0	1	0	1	0	1	0	1	1	1	1	
1	2	0	0	1	1	0	0	0	1	1	0	1	1	1	1	
1	3	0	0	1	0	0	0	1	1	1	0	1	1	1	1	
2	0	0	0	0	1	1	1	0	0	0	1	1	1	1	1	programme select + ON
2	1	0	0	0	0	1	1	1	0	0	1	1	1	1	1	
2	2	0	0	0	1	0	1	0	1	0	1	1	1	1	1	
2	3	0	0	0	0	0	1	1	1	0	1	1	1	1	1	
3	0	0	0	1	1	1	1	0	0	1	1	1	1	1	1	
3	1	0	0	1	0	1	1	1	0	1	1	1	1	1	1	
3	2	0	0	1	1	0	1	0	1	1	1	1	1	1	1	
3	3	0	0	1	0	0	1	1	1	1	1	1	1	1	1	
0	0	1	1	0	1	1	0	X	X	X	X	0	1	1	1	analogue base reg. (LIN3) + 1 reg. (LIN2) + 1 reg. (LIN1) + 1 OFF reg. (LIN3) - 1 reg. (LIN2) - 1 reg. (LIN1) - 1
0	1	1	1	0	0	1	0	X	X	X	X	0	0	1	1	
0	2	1	1	0	1	0	0	X	X	X	X	0	1	0	1	
0	3	1	1	0	0	0	0	X	X	X	X	0	0	0	1	
1	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	
1	1	1	1	1	1	0	1	0	X	X	X	1	0	1	1	
1	2	1	1	1	1	0	0	X	X	X	X	1	1	0	1	
1	3	1	1	1	0	0	0	X	X	X	X	1	0	0	1	
2	0	1	1	0	1	1	1	X	X	X	X	0	1	1	0	mute (set/reset)
2	1	1	1	0	0	1	1	X	X	X	X	0	0	1	0	
2	2	1	1	0	1	0	1	X	X	X	X	0	1	0	0	
2	3	1	1	0	0	0	1	X	X	X	X	0	0	0	0	
3	0	1	1	1	1	1	1	X	X	X	X	1	1	1	0	
3	1	1	1	1	0	1	1	X	X	X	X	1	0	1	0	
3	2	1	1	1	1	0	1	X	X	X	X	1	1	0	0	
3	3	1	1	1	0	0	1	X	X	X	X	1	0	0	0	

Note

Reset mute also on programme select codes, (LIN1) ± 1, and analogue base.

OPERATING OUTPUT CODE

	(BIN.)				(SEL.)				(L.ØT)			TVØT
	A	B	C	D	A	B	C	D	1	2	3	
'stand-by' OFF via remote	0	0	0	0	0	0	0	0	1	0	0	1
ON – 'not hold' condition non-operating	1	1	1	1	1	1	1	1	X	X	X	0
ON – 'hold' condition non-operating	X	X	X	X	1	1	1	1	X	X	X	0

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_{DD}-V_{SS}$	–0,5 to 11 V
Input voltage	$V_I$	max. 11 V
Current into any terminal	$\pm I_I$	max. 10 mA
Power dissipation (per output)	$P_O$	max. 50 mW
Power dissipation (per package)	$P_{tot}$	max. 200 mW
Operating ambient temperature	$T_{amb}$	–40 to +85 °C
Storage temperature	$T_{stg}$	–65 to +150 °C

## CHARACTERISTICS

 $T_{amb} = 0$  to  $+85$  °C (unless otherwise specified)

## SAF1039P only

	symbol	min.	typ.	max.		$V_{DD}$ V	$T_{amb}$ °C
Recommended supply voltage	$V_{DD}$	7	—	10	V		
Supply current							
quiescent	$I_{DD}$	—	—	10	$\mu A$	10	25
		—	1	50	$\mu A$	7	65
operating; TRØ1 at $V_{SS}$ ; outputs unloaded; one keyboard switch closed	$I_{DD}$	—	—	1,7	mA	10	all
		—	0,8	—	mA	10	25
Inputs (note 1)							
TRØ2; TINH (note 2)							
input voltage HIGH	$V_{IH}$	$0,8V_{DD}$	—	$V_{DD}$	V	7 to 10	all
input voltage LOW	$V_{IL}$	0	—	$0,2V_{DD}$	V	7 to 10	all
input current	$I_I$	—	$10^{-5}$	1	$\mu A$	10	25
Outputs							
TRDT; TRØS; TRØ1							
output current HIGH at $V_{OH} = V_{DD} - 0,5$ V	$-I_{OH}$	0,4	—	—	mA	7	all
output current LOW at $V_{OL} = 0,4$ V	$I_{OL}$	0,4	—	—	mA	7	all
TRDT output leakage current when disabled $V_O = V_{SS}$ to $V_{DD}$	$I_{OL}$	—	—	1	$\mu A$	10	25
TINH							
output current LOW $V_{OL} = 0,4$ V	$I_{OL}$	0,4	—	—	mA	7	all
Oscillator							
maximum oscillator frequency	$f_{osc}$	120	—	—	kHz		
frequency variation with supply voltage, temperature and spread of IC properties at $f_{nom} = 36$ kHz (note 3)	$\Delta f$	—	—	$0,15f_{nom}$		7 to 10	all
oscillator current drain at $f_{nom} = 36$ kHz	$I_{osc}$	—	1,3	2,5	mA	10	25

Notes follow characteristics.

**CHARACTERISTICS**

$T_{amb} = 0$  to  $+85$  °C (unless otherwise specified)

**SAF1032P only**

	symbol	min.	typ.	max.		$V_{DD}$ V	$T_{amb}$ °C
Recommended supply voltage	$V_{DD}$	8	—	10	V		
Supply current							
quiescent	$I_{DD}$	—	—	50	$\mu A$	10	25
operating; $I_O = 0$ ; at $\emptyset SCL$ frequency of 100 kHz	$I_{DD}$	—	1	300	$\mu A$	10	85
operating; $I_O = 0$ ; at $\emptyset SCL$ frequency of 100 kHz	$I_{DD}$	—	—	1	mA	10	all
Inputs							
DATA; $\emptyset SCL$ ; $HOLD$ ; $TV\emptyset T$ (see note 4)							
input voltage HIGH	$V_{IH}$	$0,7V_{DD}$	—	$V_{DD}$	V	8 to 10	all
input voltage LOW	$V_{IL}$	0	—	$0,2V_{DD}$	V	8 to 10	all
MAIN; tripping levels							
input voltage increasing	$V_{ti}$	$0,4V_{DD}$	—	$0,9V_{DD}$	V	5 to 10	all
input voltage decreasing	$V_{td}$	$0,1V_{DD}$	—	$0,6V_{DD}$	V	5 to 10	all
input current; all inputs except $TV\emptyset T$	$I_I$	—	$10^{-5}$	1	$\mu A$	10	25
input signal rise and fall times (10% and 90% $V_{DD}$ ) all inputs except MAIN	$t_r, t_f$	—	—	5	$\mu s$	8 to 10	all
Outputs							
programme selection: BINA/B/C/D							
auxiliary: SELA/B/C/D							
analogue: L3 $\emptyset T$ ; L2 $\emptyset T$ ; L1 $\emptyset T$ $TV\emptyset T$ (note 4)							
all open drain n-channel							
output current LOW at $V_{OL} = 0,4$ V	$I_{OL}$	1,6	—	—	mA	8	all
output leakage current at $V_O = V_{SS}$ to $V_{DD}$	$I_{OL}$	—	—	10	$\mu A$	10	all

For note 4 see next page.

**Notes to characteristics**

1. The keyboard inputs (TRX.; TRY.; TRSL) are not voltage driven (see application information diagram Fig. 6).

If one key is depressed, the circuit generates the corresponding code. The number of keys depressed at a time, and this being recognized by the circuit as an illegal operation, depends on the supply voltage ( $V_{DD}$ ) and the leakage current (between device and printed-circuit board) externally applied to the keyboard inputs.

If no leakage is assumed, the circuit recognizes an operation as illegal for any number of keys  $> 1$  depressed at the same time with  $V_{DD} = 7 \text{ V}$ . At a leakage due to a  $1 \text{ M}\Omega$  resistor connected to each keyboard input and returned to either  $V_{DD}$  or  $V_{SS}$ , the circuit recognizes at least 2 keys depressed at a time with  $V_{DD} = 7 \text{ V}$ .

The highest permissible values of the contact series resistance of the keyboard switches is  $500 \Omega$ .

2. Inhibit output transistor disabled.
3.  $\Delta f$  is the width of the distribution curve at  $2 \sigma$  points ( $\sigma =$  standard deviation).
4. Terminal TV $\emptyset$ T is input for manual 'ON'. When applying a LOW level TV $\emptyset$ T becomes an output carrying a LOW level.

APPLICATION INFORMATION






Fig. 6 Interconnection diagram of transmitter circuit SAF1039P in a remote control system, for a television receiver with 12 programmes.



7274395.2

Fig. 7 Interconnection diagram showing the SAF 1032P and SAF 1039P used in a TV control system.



7Z74354.1

Fig. 8 Additional circuits from outputs L1ØT (1), L2ØT (2), L3ØT (3) and TVØT (4) of the SAF1032P in circuit of Fig. 7.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



SAF1135

## DATA LINE DECODER

### GENERAL DESCRIPTION

The SAF1135 is a data line decoder, designed in CMOS technology, which operates in conjunction with the data line processor (SAA5235) to form a data line receiver system.

This system receives and decodes binary data that is transmitted in line 16 of every first field of a standard television signal. The decoded information is accessed via the built-in I<sup>2</sup>C bus interface. This information can be used to program a video tape recorder to start and stop the recording of a television program at the correct time, regardless of a delay or extension in the transmission time of the required television program.

Valid Video Programming System (VPS) data is transmitted in line 16 only. There is no VPS information in line 329.

The data transmission is biphase modulated and the bit transfer rate is 2,5 Mbit/s.

### Features

- Field selection
- Line 16 decoding
- Start code check
- Biphase check
- Storage of data line information
- Generation of data reset pulse
- I<sup>2</sup>C bus transmitter

### QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage (pin 14)	V <sub>DD</sub>	4,5	5,0	5,5	V
Supply current (pin 14)	I <sub>DD</sub>	—	1	—	mA
Bit transfer rate at input DLD (pin 8)	BR <sub>DLD</sub>	—	2,5	—	Mbits/s
Clock frequency at input DLCL (pin 11)	f <sub>DLCL</sub>	—	5	—	MHz
Storage temperature range	T <sub>stg</sub>	-65	—	+150	°C
Operating ambient temperature range	T <sub>amb</sub>	0	—	70	°C

### PACKAGE OUTLINES

14-lead DIL; plastic (SOT27).




Fig. 1 Block diagram.

## FUNCTIONAL DESCRIPTION

The SAF1135 is designed to receive and decode Video Tape Recorder (VTR) control information which is transmitted in line 16 of every first field of a standard television signal. The following description refers to the block diagram Fig. 1 unless otherwise stated.

### Data line 16

The total information of data line 16 consists of fifteen 8-bit words. The contents of the information is shown in Fig. 2, a timing diagram of the data line in Fig. 3 and a survey of VTR control labels in Fig. 4.

From the total fifteen 8-bit words, the SAF1135 extracts words 5, 11, 12, 13 and 14. The contents of these words can be requested via the built-in I<sup>2</sup>C bus interface (see Fig. 9). The circuit is fully transparent, thus each bit is transferred without modification. Only the sequence of the words is changed; words 11 to 14 being transmitted first followed by word 5.

By evaluation of the Video Composite Sync (VCS) signal at pin 12 the SAF1135 identifies the beginning of line 16 in the first field. The line 16 decoder stage releases the start code detector. When a correct start code is detected (for timing of start code detection, see Fig. 5) words 5 and 11 to 14 are decoded, checked for biphas errors and stored in register bank R (Receive). If no biphas error has occurred, the contents of register bank R are transferred to register bank T (Transmit) by the data valid control signal (DAVID). If the system has been addressed, this transfer is delayed until the next start or stop condition of the I<sup>2</sup>C bus has been received.

The last correct data line information remains available until it is read via the I<sup>2</sup>C bus. After it is read once the stored information is no longer considered to be valid, the internal new data flag (NWDAT) is reset and if the circuit is addressed, the only VPS data sent back is "FFF...F". The same conditions apply after power-up. Then no data can be read out.

New data is available after reception of another error-free line 16.

### Power-on Reset

Reset pulses applied externally to pin 5 ( $\overline{\text{RESET}}$ ; active LOW) are latched internally by the power-on reset circuit.

$\overline{\text{RESET}} = \text{LOW}$  influences:

- I<sup>2</sup>C bus logic to no acknowledge
- NWDAT flag and internal timing to reset
- Data available output ( $\overline{\text{DAV}}$ ; active LOW) at pin 6 forced to LOW
- Data reset output (DAR) at pin 13 forced to HIGH
- Serial data (SDA) input/output at pin 3 released

When  $\overline{\text{RESET}}$  changes to HIGH the reset period is terminated with the next negative-going transition of the data line clock (DLCL) input at pin 11. Then, the data available (DAV) output at pin 6 will go HIGH.

When an external reset is not used pin 5 is connected to V<sub>DD</sub>. If an external reset is required, the rise time ( $t_r$ ) of  $\overline{\text{RESET}}$  voltage must be greater than 50  $\mu\text{s}$ . An external 10 k $\Omega$  resistor connected between pin 5 and V<sub>DD</sub> and an external 2,7 nF capacitor connected to V<sub>SS</sub> will result in  $t_r \geq 50 \mu\text{s}$ .

## FUNCTIONAL DESCRIPTION (continued)

Word	Content
1	Run in
2	Start code
3	Program source identification (binary coded)
4	Program source identification (ASCII sequential)
5	Sound and VTR control information
6	Program/Test picture identification
7	Internal information exchange
8	Address assignment of signal distribution
9	
10	Messages/Commands
11	<div style="border: 1px solid black; padding: 10px; width: fit-content; margin: 0 auto;"> VTR  Control  Information </div>
12	
13	
14	
15	Reserve

Fig. 2 Total information of data line 16.




Fig. 3 Timing diagram of data line 16; modulation depth 71,4%.



FUNCTIONAL DESCRIPTION (continued)




Fig. 6 Timing diagram of the data reset pulse generation.




Fig. 7 Timing diagram of the data available output and word latch pulses.

**Data line data and clock inputs (DLD; DLCL)**

The data line data and clock signals from the SAA5235 are input at pins 8 and 11 respectively. The data transmission is biphase modulated, the bit transfer rate is 2,5 Mbit/s and the clock frequency is 5 MHz. Input DLD incorporates an internal active clamping circuit. DLCL is internally a.c. coupled.

**Video composite sync input (VCS)**

The VCS input pulse at pin 12 is used for:

- Generation of the data reset pulse (DAR)
- Identification of the first field
- Selection of line 16

The timing of the data reset pulse generation is shown in Fig. 6.

**I<sup>2</sup>C bus address inputs (A0; A1)**

The two I<sup>2</sup>C address inputs at pins 4 and 1 respectively, provide the four different addresses 20H, 22H, 24H and 26H.

**Data reset output (DAR)**

The DAR output at pin 13 is a line frequency pulse with a 0,88 duty factor derived from the VCS pulse. The DAR pulse is fed to the SAA5235 to reset the data slicer circuit and the clock phase detector circuit.

**Data available output ( $\overline{\text{DAV}}$ )**

The  $\overline{\text{DAV}}$  active LOW output at pin 6 is set to LOW after reception of one error-free data line 16.  $\overline{\text{DAV}}$  returns to HIGH after at the beginning of the next first field.

If no valid data is available  $\overline{\text{DAV}}$  remains HIGH. However, a short duration (100 ns) pulse inserted at the beginning of line 16 ensures that a HIGH-to-LOW transition occurs, which can be used for triggering.

The timing of  $\overline{\text{DAV}}$  output and word latch pulses is shown in Fig. 7.

**I<sup>2</sup>C bus**

The internally latched data from words 5 and 11 to 14 can be clocked out via the I<sup>2</sup>C interface by a bus master. The lines are the serial clock input (SCL) at pin 2 and the serial data input/output (SDA) at pin 3.

The SAF1135 can operate only as a slave transmitter on the bus.

Data format is shown in Fig. 8.




Fig. 8 I<sup>2</sup>C bus data format.

- The MSB of each word is transmitted first.
- There is no restriction on the number of words to be transmitted, but if more than five words are requested, word 5 will be repeated.
- Noise pulses less than 200 ns duration are ignored on the bus lines.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage range (pin 14)	$V_{DD}$		-0,5 to +7,0 V
Supply current (pin 14)	$I_{DD}$	max.	20 mA
Supply current (pin 7)	$I_{SS}$	max.	20 mA
Input voltage (pins 8 and 11)	$V_I$		-0,5 to +12 V
Input voltage on all other pins	$V_I$		-0,5 to $V_{DD} + 0,5^*$ V
Input current	$\pm I_I$	max.	10 mA
Output current	$\pm I_O$	max.	10 mA
Power dissipation per package**	$P_{tot}$	max.	400 mW
Power dissipation per output	$P$	max.	100 mW
Storage temperature range	$T_{stg}$		-65 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see 'Handling MOS devices').

\*  $V_{DD} + 0,5$  not to exceed 7,0 V.

\*\* Above +60 °C: derate linearly with 8 mW/K.



## D.C. CHARACTERISTICS

$V_{DD} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = 0$  to  $70\text{ }^{\circ}\text{C}$ ; unless otherwise specified

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b> (pin 14)						
Supply voltage	–	$V_{DD}$	4,5	5	5,5	V
Supply current	Quiescent at $25\text{ }^{\circ}\text{C}$ All inputs at $V_{DD}$ or $V_{SS}$ RESET at $V_{SS}$ TEST 1 and TEST 2 at $V_{DD}$ $I_O = 0\text{ mA}$	$I_{DD}$	–	–	10	$\mu\text{A}$
	During normal operation (without LED at $\overline{DAV}$ , $V_{DD} = 5\text{ V}$ )	$I_{DD}$	–	1	–	mA
<b>Inputs</b>						
A0, A1, TEST 1, TEST 2, SCL						
Input voltage LOW		$V_{IL}$	–	–	$0,2V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0,7V_{DD}$	–	–	V
Leakage current DLCL		$I_{LI}$	–	–	1	$\mu\text{A}$
Input voltage	Clock internally a.c. coupled	$V_I$	–	–	12	V
Leakage current	$V_I = 0$ to $10\text{ V}$	$I_{LI}$	–	–	10	$\mu\text{A}$
$\overline{\text{RESET}}$						
	During normal operation pin 5 connected to $V_{DD}$					
Input voltage LOW		$V_{IL}$	–	–	$0,3V_{DD}$	V
Input voltage HIGH		$V_{IH}$	$0,9V_{DD}$	–	–	V
Input current HIGH		$I_{IH}$	–	–	15	$\mu\text{A}$
Leakage current		$I_{LI}$	–	–	10	$\mu\text{A}$
VCS						
Input voltage LOW		$V_{IL}$	–	–	0,8	V
Input voltage HIGH		$V_{IH}$	2,0	–	–	V
Leakage current		$I_{LI}$	–	–	1	$\mu\text{A}$

## D.C. CHARACTERISTICS (continued)


parameter	conditions	symbol	min.	typ.	max.	unit
<b>Inputs/Outputs</b>						
DLD	Internal active clamping circuit, open drain output					
Input voltage LOW		$V_{IL}$	—	—	0,9	V
Input voltage HIGH		$V_{IH}$	2,0	—	12	V
Leakage current		$I_{LI}$	—	—	1	$\mu A$
Output voltage LOW	$I_{OL} = 4 \text{ mA}$	$V_{OL}$	—	—	0,4	V
SDA	open drain output					
Input voltage LOW		$V_{IL}$	—	—	0,9	V
Input voltage HIGH		$V_{IH}$	3,15	—	—	V
Leakage current	$V_{DD} = 6 \text{ V}; V_I = 0 \text{ or } V_{DD}$	$I_{LI}$	—	—	6	$\mu A$
Output voltage LOW	$I_{OL} = 4 \text{ mA}$	$V_{OL}$	—	—	0,4	V
<b>Outputs</b>						
DAR						
Output voltage LOW	$I_{OL} = 1 \text{ mA}$	$V_{OL}$	—	—	0,4	V
Output voltage HIGH	$-I_{OH} = 400 \mu A$	$V_{OH}$	$V_{DD} - 0,5 \text{ V}$	—	—	V
$\overline{DAV}$						
Output voltage LOW	$I_{OL} = 10 \text{ mA}$	$V_{OL}$	—	—	1,0	V
Output voltage HIGH	$-I_{OH} = 400 \mu A$	$V_{OH}$	$V_{DD} - 0,5 \text{ V}$	—	—	V

## A.C. CHARACTERISTICS

$V_{DD} = 5\text{ V} \pm 10\%$ ;  $T_{amb} = 0\text{ to }70\text{ }^{\circ}\text{C}$ ; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Inputs</b>						
Input capacitance A0, A1, TEST 1, TEST 2, SCL		$C_I$	—	—	10	pF
Rise time DLCL	$V_{IL}(\text{max})$ to $V_{IH}(\text{min})$	$t_r$	50	—	—	$\mu\text{s}$
Clock frequency	sinusoidal input signal	$f_{DLCL}$	—	5	—	MHz
Input voltage DLD	peak-to-peak value	$V_I(\text{p-p})$	1	—	—	V
Coupling capacitor Set-up time	relative to rising edge of DLCL	$C_{EXT}$ $t_{SU}$	— 40	1 —	4,7 —	nF ns
Hold-up time	relative to rising edge of DLCL	$t_{HD}$	40	—	—	ns
<b>Outputs</b>						
DAR, $\overline{\text{DAV}}$ Rise and fall times	$C_L = 50\text{ pF}$	$t_r, t_f$	—	—	50	ns
DAR-time LOW SDA		$t_{DAR,L}$	—	7,8	—	$\mu\text{s}$
Fall time	$C_L = 400\text{ pF}$	$t_f$	—	—	300	ns
<b>I<sup>2</sup>C bus - Input/Output</b>						
Input current HIGH	For both SDA and SCL valid $0,9 V_{DD}$ , including $I_{LI}$ of possible output stage	$I_{IH}$	—	—	10	$\mu\text{A}$
Input capacitance		$C_I$	—	—	10	pF
Rise time		$t_r$	—	—	1	$\mu\text{s}$
Fall time		$t_f$	—	—	0,3	$\mu\text{s}$
Clock frequency		$f_{CL}$	—	—	100	kHz
Pulse duration LOW		$t_{LOW}$	4,7	—	—	$\mu\text{s}$
Pulse duration HIGH		$t_{HIGH}$	4,0	—	—	$\mu\text{s}$

DEVELOPMENT DATA



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

APPLICATION INFORMATION




Fig. 9 Data line receiver.

## SOUND I.F. AMPLIFIER/DEMODULATOR FOR TV

The TBA120U is an i.f. amplifier with a symmetrical FM demodulator and an a.f. amplifier with adjustable output voltage. The a.f. amplifier is also provided with an output for volume control and an input for VCR operation.

The input and output of the TBA120U are especially designed for LC-circuits, but the input can also be used with a ceramic filter.

### QUICK REFERENCE DATA

Supply voltage (pin 11)	$V_P$	typ.	12 V
Supply current	$I_P$	typ.	13,5 mA
I.F. voltage gain at $f = 5,5$ MHz	$G_{V\text{ if}}$	typ.	68 dB
Input voltage starting limiting	$V_i$	typ.	30 $\mu$ V
AM suppression at $\Delta f = \pm 50$ kHz	$\alpha$	typ.	60 dB
A.F. output voltage adjustment range (pin 8)	$\Delta V_{O\text{ af}}$	typ.	85 dB
A.F. output voltage at $\Delta f = \pm 50$ kHz (r.m.s. value) at pin 8	$V_{O\text{ af(rms)}}$	typ.	1,2 V
at pin 12	$V_{O\text{ af(rms)}}$	typ.	1,0 V




Fig. 1 Block diagram.

### PACKAGE OUTLINE

14-lead DIL; plastic (SOT27).

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 11)	$V_P = V_{11-1}$	max.	18 V*
Adjustment voltage (pin 5)	$V_{5-1}$	max.	6 V
Total power dissipation	$P_{tot}$	max.	400 mW
By-pass resistance	$R_{13-14}$	max.	1 k $\Omega$
Storage temperature range	$T_{stg}$		-40 to +125 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

## CHARACTERISTICS

 $V_P = 12$  V;  $T_{amb} = 25$  °C;  $f = 5,5$  MHz

I.F. voltage gain	$G_v$ if 6-14	typ.	68 dB
Input voltage starting limiting at $\Delta f = \pm 50$ kHz; $f_m = 1$ kHz	$V_i$	typ. <	30 $\mu$ V 60 $\mu$ V
I.F. output voltage at limiting (peak-to-peak value)	$V_o$ if (p-p)	typ.	250 mV
AM suppression at $\Delta f = \pm 50$ kHz; $V_i = 500$ $\mu$ V; $f_m = 1$ kHz; $m = 30\%$	$\alpha$	> typ.	50 dB 60 dB
I.F. residual voltage without de-emphasis at pin 12	$V_{if 12}$	typ.	30 mV
at pin 8	$V_{if 8}$	typ.	20 mV
A.F. voltage gain	$G_v$ af 8-3	typ.	7,5
A.F. adjustment at $R_{4-5} = 5$ k $\Omega$ ; $R_{5-1} = 13$ k $\Omega$	$\Delta V_o$ af	typ.	20 to 36 dB 28 dB
A.F. output voltage control range	$\Delta V_o$ af	> typ.	70 dB 85 dB
Adjustment resistor**	$R_{4-5}$		1 to 10 k $\Omega$
D.C. voltage portion at the a.f. outputs pin 12	$V_{12-1}$	typ.	5,6 V
pin 8	$V_{8-1}$	typ.	4,0 V
Output resistance of the a.f. outputs pin 12	$R_o$ 12-1	typ.	1,1 k $\Omega$
pin 8	$R_o$ 8-1	typ.	1,1 k $\Omega$
Input resistance of the a.f. input	$R_i$ 3-1	typ.	2 k $\Omega$
Stabilized reference voltage	$V_{4-1} = V_{ref}$	typ.	4,2 to 5,3 V 4,8 V
Source resistance of reference voltage source	$R_{4-1}$	typ.	12 $\Omega$

\* Supply voltage operating range is 10 to 18 V.

\*\* Pin 5 must be connected to pin 4, when volume control adjustment is not applicable.

Hum suppression			
at pin 12	$V_{12}/V_{11}$	typ.	30 dB
at pin 8	$V_8/V_{11}$	typ.	35 dB
Supply current (pin 11)	$I_p = I_{11}$	typ.	9,5 to 17,5 mA
			13,5 mA
I.F. input impedance	$ Z_i $	typ.	40 k $\Omega$ /4,5 pF
		>	15 k $\Omega$ / $<$ 6 pF
A.F. output voltage at $\Delta f = \pm 50$ kHz; $f_m = 1$ kHz;			
$V_i = 10$ mV; $Q_0 = 45$ ; r.m.s. value			
at pin 12	$V_{O\text{ af (rms)}}$	typ.	1,0 V
at pin 8	$V_{O\text{ af (rms)}}$	typ.	1,2 V
Distortion at $\Delta f = \pm 50$ kHz; $f_m = 1$ kHz;			
$V_i = 10$ mV; $Q_0 = 20$	$d_{\text{tot}}$	typ.	1 %




Fig. 2 Application example using TBA120U.




Fig. 3 The a.f. output voltage at pin 8 as a function of the resistance values as shown in Fig. 4.






Fig. 4 Resistor conditions for curves in Fig. 3.



- (1)  $V_{O(af)}$  with de-emphasis at  $\Delta f = \pm 50$  kHz;  $f_m = 1$  kHz;  $d_{tot} = 1,5\%$ ;  $0$  dB  $\hat{=} 770$  mV.  
 (2)  $V_i$ :  $0$  dB  $\hat{=} 200$  mV at  $60 \Omega$ .

Fig. 5 The a.f. output voltage at pin 8 as a function of the input voltage with SFC 5,5 MA at the input (see Fig. 2).



- (1)  $V_{O(af)}$  with de-emphasis at  $f_m = 1$  kHz;  $0$  dB  $\hat{=} 770$  mV; curve a:  $\Delta f = \pm 50$  kHz;  $d_{tot} = 3\%$ ; curve b:  $\Delta f = \pm 25$  kHz;  $d_{tot} = 1\%$ .  
 (2)  $V_i$ :  $0$  dB  $\hat{=} 200$  mV at pin 14.

Fig. 6 The a.f. output voltage at pin 8 as a function of the input voltage with broadband input ( $60 \Omega$ ).






Fig. 7 The a.f. output voltages at pins 8 and 1 as a function of the supply voltage; 0 dB  $\cong$  770 mV.




Fig. 8 Total distortion as a function of the a.f. output voltage change.  
 ——— 0 dB  $\cong$  900 mV over i.f. (pin 8)  
 - - - - 0 dB  $\cong$  1,15 V (pin 8)




Fig. 9 Supply current and the reference voltage at pin 4 as a function of supply voltage.



## HORIZONTAL COMBINATION

The TBA920 is a monolithic integrated circuit intended for television receivers with transistor, thyristor, or tube-equipped output stages.

It combines the following functions:

- noise gated sync separator
- line oscillator
- phase comparison between sync pulse and oscillator
- loop gain and time constant switching (also for video recorder applications)
- phase comparison between line-flyback pulse and oscillator
- output stage for drive a variety of line output stages

### QUICK REFERENCE DATA

Supply voltage	V <sub>1-16</sub>	nom.	12 V
Ambient temperature	T <sub>amb</sub>		25 °C
<b>Input signals</b>			
Video input voltage (positive-going sync) top sync to white value	V <sub>8-16(p-p)</sub>	typ.	3 V 1 to 7 V
Noise gate input current (peak value)	I <sub>9M</sub>	>	30 μA
Input resistance of noise gate	R <sub>9-16</sub>	typ.	200 Ω
Flyback signal input voltage (peak value)	V <sub>5-16M</sub>	typ.	±1 V
Flyback signal input current (peak value)	I <sub>5M</sub>	typ.	1 mA
<b>Output signals</b>			
Line driver output voltage (peak-to-peak value)	V <sub>2-16(p-p)</sub>	typ.	10 V
Line driver output current (average value)	I <sub>2(AV)</sub>	max.	20 mA
Line driver output current (peak value)	I <sub>2M</sub>	max.	200 mA
Composite sync output voltage (peak value)	V <sub>7-16M</sub>	typ.	10 V

### PACKAGE OUTLINE

16-lead dual in-line; plastic (SOT38).




Fig. 1 Block diagram and application information.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (Vp)	V <sub>1-16</sub>	max.	13,2 V
Phase shift voltage	V <sub>3-16</sub>		0 to 13,2 V
Video input voltage	-V <sub>8-16</sub>	max.	12 V
Coincidence detector voltage	V <sub>10-16</sub>		-0,5 to +5 V
Line driver output current (average value)	I <sub>2(AV)</sub>	max.	20 mA
(peak value)	I <sub>2M</sub>	max.	200 mA
Horizontal pulse current (peak value)	I <sub>5M</sub>	max.	10 mA
Composite sync current (peak value)	I <sub>7M</sub>	max.	10 mA
Pos. sync pulse current (peak value)	I <sub>8M</sub>	max.	10 mA
Noise gate current (peak value)	I <sub>9M</sub>	max.	10 mA
Total power dissipation	P <sub>tot</sub>	max.	600 mW*
Storage temperature	T <sub>stg</sub>		-55 to +125 °C
Operating ambient temperature	T <sub>amb</sub>		0 to +70 °C

**CHARACTERISTICS**At V<sub>1-16</sub> = 12 V; T<sub>amb</sub> = 25 °C. Measured in circuit of Fig. 1 (CCIR standard).

Current consumption at I <sub>2</sub> = 0	I <sub>1</sub>	typ.	36 mA
---	----------------	------	-------

**Required input signals***Video signal*

Input voltage (positive going sync) peak-to-peak value	V <sub>i(p-p)</sub>	typ.	3 V 1 to 7 V
---	---------------------	------	-----------------

Input current during sync pulse (peak value)	I <sub>8M</sub>	typ.	100 μA
--	-----------------	------	--------

*Noise gating (pin 9)*

Input voltage (peak value)	V <sub>9-16M</sub>	>	0,7 V
Input current (peak value)	I <sub>9M</sub>	>	30 μA
		<	10 mA
Input resistance	R <sub>9-16</sub>	typ.	200 Ω

*Flyback pulse (pin 5)*

Input voltage (peak value)	V <sub>5-16M</sub>	typ.	±1 V
Input current (peak value)	I <sub>5M</sub>	>	50 μA
		typ.	1 mA
Input resistance	R <sub>5-16</sub>	typ.	400 Ω
Pulse duration at 15 625 Hz	t <sub>5</sub>	>	10 μs

\* 800 mW permissible while tubes are heating up.

**CHARACTERISTICS** (continued)**Delivered output signals***Composite sync pulses* (positive; pin 7)

Output voltage (peak-to-peak value)	V <sub>7-16(p-p)</sub>	typ.	10 V
Output resistance			
at leading edge of pulse (emitter follower)	R <sub>7-16</sub>	≈	50 Ω
at trailing edge	R <sub>7-16</sub>	typ.	2,2 kΩ
Additional external load resistance	R <sub>7-16(ext)</sub>	>	2 kΩ
<i>Driver pulse</i> (pin 2)			
Output voltage (peak-to-peak value)	V <sub>2-16(p-p)</sub>	typ.	10 V
Average output current	I <sub>2(AV)</sub>	<	20 mA
Peak output current	I <sub>2M</sub>	<	200 mA
Output resistance (low ohmic)	R <sub>2-16</sub>	typ.	2,5 or 15 Ω *
Output pulse duration when synchronized	t <sub>2</sub>		12 to 32 μs **
Permissible delay between leading edge of output pulse and flyback pulse at t <sub>5</sub> = 12 μs	t <sub>0 tot</sub>		0 to 15 μs
Supply voltage at which output pulses are obtained	V <sub>1-16</sub>	>	4 V

\* Depends on switch position and polarity output current. R<sub>2-16</sub> = 2,5 Ω is valid for V<sub>2-16</sub> = +10,5 V and a load between pins 2 and 16 (e.g. an external resistor).

\*\* The output pulse duration is adjusted by shifting the leading edge (V<sub>3-16</sub> from 6 V to 8 V). The pulse duration is a result of delay in the line output device and the action of the second control loop in the TBA920S.

For a line output stage with a BU108 high-voltage transistor the resulting duration is about 22 μs, and in such a way that the line output transistor is switched on again about 8 μs after the middle of the line-flyback pulse. This pulse duration must be taken into account when designing the driver stage and driver transformer as this way of driving the line output device differs from the usual, i.e. a driver duty cycle of about 50%.

*Oscillator*

Frequency; free running ( $R_{15-16} = 3,3 \text{ k}\Omega$ )	$f_o$		15 625 Hz *
Spread of frequency at $R_{15-16} = 3,3 \text{ k}\Omega$ ; $C_{14-16} = 10 \text{ nF}$	$\frac{\Delta f_o}{f_o}$	<	1,5 % **
Frequency change when decreasing the supply down to minimum 4 V	$\left  \frac{\Delta f_o}{f_o} \right $	<	10 %
Frequency control sensitivity	$\frac{\Delta f_o}{\Delta I_{15}}$	typ.	16,5 Hz/ $\mu\text{A}$
Adjustment range of frequency (in Fig. 2)	$\frac{\Delta f_o}{f_o}$	typ.	$\pm 5 \%$
Influence of supply voltage on frequency at $V_P = 12 \text{ V}$	$\frac{\delta f_o}{f_o} / \frac{\delta V_P}{V_{Pnom}}$	<	5 %
<i>Control loop 1 (between sync pulse and oscillator)</i>			
Control voltage range	$V_{12-16}$		0,8 to 5,5 V
Control current (peak values)			
at $V_{10-16} > 4,5 \text{ V}$ ; $V_{6-16} > 1,5 \text{ V}$	$I_{12M}$	typ.	$\pm 2 \text{ mA}$
at $V_{10-16} < 2 \text{ V}$ ; $V_{6-16} > 1,5 \text{ V}$	$I_{12M}$	typ.	$\pm 6 \text{ mA}$
Loopgain of APC system			
a. Time coincidence between sync pulse and flyback pulse or $V_{10-16} > 4,5 \text{ V}$	$\frac{\Delta f}{\Delta t}$	typ.	1 kHz/ $\mu\text{s}$
b. No time coincidence or $V_{10-16} < 2 \text{ V}$	$\frac{\Delta f}{\Delta t}$	typ.	3 kHz/ $\mu\text{s}$
Catching and holding range	$\Delta f$	typ.	$\pm 1 \text{ kHz} \blacktriangle$




Fig. 2 Possibilities for oscillator frequency adjustment.

\* The oscillator frequency can be changed for other TV standards by an appropriate value of  $C_{14-16}$ .

\*\* Exclusive external components tolerances.

▲ Adjustable with  $R_{12-15}$ .

**CHARACTERISTICS** (continued)

Pull-in time for $\Delta f/f_O = \pm 3\%$ ( $\Delta f = 470$ Hz)	t	≈	20 ms (note 1)
Switch-over from large control sensitivity to small control sensitivity after catching	t	≈	20 ms (note 1)
<i>Control loop II</i> (between flyback pulse and oscillator)			
Permissible delay between leading edge of output pulse (pin 2) and leading edge of flyback pulse	$t_d \text{ tot}$		0 to 15 $\mu$ s
Static control error	$\frac{\Delta t}{\Delta t_d}$	<	0,5 % (note 2)
Output current during flyback pulse (peak value)	$I_{4M}$	typ.	$\pm 0,7$ mA
<i>Overall phase relation</i>			
Phase relation between leading edge of sync pulse and middle of flyback pulse	t	typ.	4,9 $\mu$ s (note 3)
Tolerance of phase relation	$ \Delta t $	<	0,4 $\mu$ s (note 4)
Voltage for $T_2 = 12$ to 32 $\mu$ s	$V_{3-16}$		6 to 8 V
Adjustment sensitivity	$\frac{\Delta T_2}{\Delta V_{3-16}}$	typ.	10 $\mu$ s/V
Input current	$I_3$	<	2 $\mu$ A
<i>External switch-over of parameters</i> (loop filter and loop gain) of control loop I (e.g. for video recorder application) see note 5.			
Required switch-over voltage			
at $R_{11-16} = 150 \Omega$	$V_{10-16}$	>	4,5 V
at $R_{11-16} = 2 \text{ k}\Omega$	$V_{10-16}$	<	2 V
Required switch-over current			
at $R_{11-16} = 150 \Omega$ ; $V_{10-16} = 4,5$ V	$I_{10}$	typ.	80 $\mu$ A (note 5)
at $R_{11-16} = 2 \text{ k}\Omega$ ; $V_{10-16} = 2$ V	$I_{10}$	typ.	120 $\mu$ A

1. See Fig. 1.
2. The control error is the remaining error in reference to the nominal phase position between leading edge of the sync pulse and the middle of the flyback pulse caused by a variation in delay of the line output stage.
3. This phase relation assumes a luminance delay line with a delay of 500 ns between the input of the sync separator and the drive to the picture tube. If the sync separator is inserted after the luminance delay line or if there is no delay line at all (black-and-white sets), then the phase relation is achieved at  $C_{5-16} = 560$  pF.
4. The adjustment of the overall phase relation and consequently the leading edge of the output pulse at pin 2 occurs automatically by the control loop II or by applying a d.c. voltage to pin 3.
5. With sync pulses at pin 7 and 8; without RC network at pin 10.



# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA1013B

## 4 W AUDIO POWER AMPLIFIER WITH DC VOLUME CONTROL

### GENERAL DESCRIPTION

The TDA1013B is an integrated audio amplifier circuit with DC volume control, encapsulated in a 9-lead single in-line (SIL) plastic package. The wide supply voltage range makes this circuit ideal for applications in mains and battery-fed apparatus such as television receivers and record players.

The DC volume control stage has a logarithmic control characteristic with a range of more than 80 dB; control is by means of a DC voltage variable between 2 and 6.5 V.

The audio amplifier has a well defined open loop gain and a fixed integrated closed loop. This device requires only a few external components and offers stability and performance.

### Features

- Few external components
- Wide supply voltage range
- Wide control range
- Pin compatible with TDA1013A
- Fixed gain
- High signal-to-noise ratio
- Thermal protection

### QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage		$V_p$	10	18	40	V
Repetitive peak output current		$I_{ORM}$	—	—	1.5	A
Total sensitivity	$P_O = 2.5 \text{ W}$ ; DC control at max. gain	$V_i$	44	55	69	mV
<b>Audio amplifier</b>						
Output power	THD = 10%; $R_L = 8 \Omega$	$P_O$	4.0	4.3	—	W
Total harmonic distortion	$P_O = 2.5 \text{ W}$ ; $R_L = 8 \Omega$	THD	—	0.5	0.1	%
Sensitivity	$P_O = 2.5 \text{ W}$	$V_i$	100	125	160	mV
<b>DC volume control unit</b>						
Gain control range		$ \Delta G_V $	80	—	—	dB
Signal handling	THD < 1%; DC control = 0 dB	$V_i$	1.2	1.5	—	V
Sensitivity (pin 6)	$V_O = 125 \text{ mV}$ ; max. voltage gain	$V_i$	44	55	69	mV
Input impedance (pin 8)		$ Z_i $	23	29	35	k $\Omega$

### PACKAGE OUTLINE

9-lead SIL; plastic (SOT110B).




Fig.1 Block diagram.

**PINNING**

- 1 signal ground
- 2 amplifier output
- 3 supply voltage
- 4 electronic filter
- 5 amplifier input
- 6 control unit output
- 7 control voltage
- 8 control unit input
- 9 power ground

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage	$V_p$	—	40	V
Non-repetitive peak output current	$I_{OSM}$	—	3	A
Repetitive peak output current	$I_{ORM}$	—	1.5	A
Storage temperature range	$T_{stg}$	-65	+ 150	°C
Crystal temperature	$T_c$	—	+ 150	°C
Total power dissipation	$P_{tot}$	see Fig. 2		

DEVELOPMENT DATA




Fig.2 Power derating curve.

**HEATSINK DESIGN EXAMPLE**

Assume  $V_p = 18$  V;  $R_L = 8$   $\Omega$ ;  $T_{amb} = 60$  °C;  $T_c = 150$  °C (max.); for a 4 W application, the maximum dissipation is approximately 2.5 W. The thermal resistance from junction to ambient can be expressed as:

$$R_{th\ j-a} = R_{th\ j-tab} + R_{th\ tab-h} + R_{th\ h-a} =$$

$$\frac{T_{j\ max} - T_{amb\ max}}{P_{max}} = \frac{150 - 60}{2.5} = 36\ K/W$$

Since  $R_{th\ j-tab} = 9$  K/W and  $R_{th\ tab-h} = 1$  K/W,  $R_{th\ h-a} = 36 - (9 + 1) = 26$  K/W.

## CHARACTERISTICS

$V_P = 18\text{ V}$ ;  $R_L = 8\ \Omega$ ;  $f = 1\text{ kHz}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; see Fig. 10; unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		$V_P$	10	18	40	V
Total quiescent current		$I_{\text{tot}}$	—	25	60	mA
Noise output voltage	note 1					
at maximum gain	$R_S = 0\ \Omega$	$V_n$	—	0.4	—	mV
at maximum gain	$R_S = 5\ \text{k}\Omega$	$V_n$	—	0.4	1.4	mV
at minimum gain	$R_S = 0\ \Omega$	$V_n$	—	0.2	—	mV
Total sensitivity	$P_o = 2.5\text{ W}$ ; DC control at max. gain	$V_i$	44	55	69	mV
<b>Audio amplifier</b>						
Repetitive peak output current		$I_{\text{ORM}}$	—	—	1.5	A
Output power	THD = 10%; $R_L = 8\ \Omega$	$P_o$	4.0	4.3	—	W
Total harmonic distortion	$P_o = 2.5\text{ W}$ ; $R_L = 8\ \Omega$	THD	—	0.5	1.0	%
Sensitivity	$P_o = 2.5\text{ W}$	$V_i$	100	125	160	mV
Input impedance (pin 5)		$ Z_i $	100	200	500	$\text{k}\Omega$
Power bandwidth		$B_p$	—	30 to 40 000	—	Hz
<b>DC volume control unit</b>						
Gain control range		$ \Delta G_v $	80	—	—	dB
Signal handling	THD < 1%; DC control = 0 dB	$V_i$	1.2	1.5	—	V
Sensitivity (pin 6)	$V_o = 125\text{ mV}$ ; max. voltage gain	$V_i$	44	55	69	mV
Input impedance (pin 8)		$ Z_i $	23	29	35	$\text{k}\Omega$
Output impedance (pin 6)		$ Z_o $	—	60	—	$\Omega$

## Note to the characteristics

1. Measured in a bandwidth in accordance with IEC 179, curve 'A'.

APPLICATION INFORMATION




Fig.3 Output power as a function of supply voltage;  $f = 1$  kHz; THD = 10% and control voltage ( $V_7$ ) = 6.5 V.

DEVELOPMENT DATA




Fig.4 Power dissipation as a function of output power;  $V_p = 18$  V;  $f = 1$  kHz;  $R_L = 8 \Omega$  and control voltage ( $V_7$ ) = 6.5 V.

APPLICATION INFORMATION (continued)




Fig.5 Power bandwidth;  $V_p = 18 \text{ V}$ ;  $R_L = 8 \Omega$ ; THD = 10% and control voltage ( $V_7$ ) = 6.5 V.




Fig.6 Total harmonic distortion as a function of frequency;  $V_p = 18 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $P_o = 2.5 \text{ W}$  and control voltage = 6.5 V.




Fig.7 Total harmonic distortion as a function of output power;  
 $V_p = 18\text{ V}$ ;  $R_L = 8\ \Omega$  and control voltage = 6.5 V.

DEVELOPMENT DATA




Fig.8 Typical control curve.

APPLICATION INFORMATION (continued)





Fig.9 Noise output voltage as a function of the control voltage;  $V_P = 18\text{ V}$ ;  $R_L = 8\ \Omega$  (in accordance with IEC 179, curve 'A').



(1) Belongs to power supply circuitry.

Fig.10 Application diagram.



## 1 TO 4 W AUDIO POWER AMPLIFIER

The TDA1015 is a monolithic integrated audio amplifier circuit in a 9-lead single in-line (SIL) plastic package. The device is especially designed for portable radio and recorder applications and delivers up to 4 W in a  $4 \Omega$  load impedance. The very low applicable supply voltage of 3,6 V permits 6 V applications.

Special features are:

- single in-line (SIL) construction for easy mounting
- separated preamplifier and power amplifier
- high output power
- thermal protection
- high input impedance
- low current drain
- limited noise behaviour at radio frequencies

### QUICK REFERENCE DATA

Supply voltage range	$V_P$	3,6 to 18 V
Peak output current	$I_{OM}$	max. 2,5 A
Output power at $d_{tot} = 10\%$		
$V_P = 12 \text{ V}; R_L = 4 \Omega$	$P_O$	typ. 4,2 W
$V_P = 9 \text{ V}; R_L = 4 \Omega$	$P_O$	typ. 2,3 W
$V_P = 6 \text{ V}; R_L = 4 \Omega$	$P_O$	typ. 1,0 W
Total harmonic distortion at $P_O = 1 \text{ W}; R_L = 4 \Omega$	$d_{tot}$	typ. 0,3 %
Input impedance		
preamplifier (pin 8)	$ Z_i $	> 100 k $\Omega$
power amplifier (pin 6)	$ Z_i $	typ. 20 k $\Omega$
Total quiescent current	$I_{tot}$	typ. 14 mA
Operating ambient temperature	$T_{amb}$	-25 to + 150 °C
Storage temperature	$T_{stg}$	-55 to + 150 °C

### PACKAGE OUTLINE

9-lead SIL; plastic (SOT 110B).




Fig. 1 Circuit diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P$	max.	18 V
Peak output current	$I_{OM}$	max.	2,5 A
Total power dissipation			see derating curve Fig. 2
Storage temperature	$T_{stg}$		-55 to + 150 °C
Operating ambient temperature	$T_{amb}$		-25 to + 150 °C
A.C. short-circuit duration of load during sine-wave drive; $V_P = 12$ V	$t_{sc}$	max.	100 hours




Fig. 2 Power derating curve.

**HEATSINK DESIGN**Assume  $V_P = 12$  V;  $R_L = 4 \Omega$ ;  $T_{amb} = 45$  °C maximum.

The maximum sine-wave dissipation is 1,8 W.

$$R_{th j-a} = R_{th j-tab} + R_{th tab-h} + R_{th h-a} = \frac{150 - 45}{1,8} = 58 \text{ K/W.}$$

Where  $R_{th j-a}$  of the package is 45 K/W, so no external heatsink is required.

**D.C. CHARACTERISTICS**

Supply voltage range	$V_P$	3,6 to 18 V
Repetitive peak output current	$I_{ORM}$	< 2 A
Total quiescent current at $V_P = 12$ V	$I_{tot}$	typ. 14 mA < 25 mA

**A.C. CHARACTERISTICS**

$T_{amb} = 25$  °C;  $V_P = 12$  V;  $R_L = 4$   $\Omega$ ;  $f = 1$  kHz unless otherwise specified; see also Fig. 3.

A.F. output power at  $d_{tot} = 10\%$  (note 1)

with bootstrap:

$V_P = 12$  V;  $R_L = 4$   $\Omega$

$P_O$  typ. 4,2 W

$V_P = 9$  V;  $R_L = 4$   $\Omega$

$P_O$  typ. 2,3 W

$V_P = 6$  V;  $R_L = 4$   $\Omega$

$P_O$  typ. 1,0 W

without bootstrap:

$V_P = 12$  V;  $R_L = 4$   $\Omega$

$P_O$  typ. 3,0 W

Voltage gain:

preamplifier (note 2)

$G_{V1}$  typ. 23 dB

power amplifier

$G_{V2}$  typ. 29 dB

total amplifier

$G_{Vtot}$  typ. 52 dB  
49 to 55 dB

Total harmonic distortion at  $P_O = 1,5$  W

$d_{tot}$  typ. 0,3 %  
< 1,0 %

Frequency response; -3 dB (note 3)

B 60 Hz to 15 kHz

Input impedance:

preamplifier (note 4)

$|Z_{i1}|$  > 100 k $\Omega$   
typ. 200 k $\Omega$

power amplifier

$|Z_{i2}|$  typ. 20 k $\Omega$

Output impedance preamplifier

$|Z_{o1}|$  typ. 1 k $\Omega$

Output voltage preamplifier (r.m.s. value)

$d_{tot} < 1\%$  (note 2)

$V_{O(rms)}$  typ. 0,8 V

Noise output voltage (r.m.s. value; note 5)

$R_S = 0$   $\Omega$

$V_{n(rms)}$  typ. 0,2 mV

$R_S = 10$  k $\Omega$

$V_{n(rms)}$  typ. 0,5 mV

Noise output voltage at  $f = 500$  kHz (r.m.s. value)

B = 5 kHz;  $R_S = 0$   $\Omega$

$V_{n(rms)}$  typ. 8  $\mu$ V

Ripple rejection (note 6)

$f = 100$  Hz

RR typ. 38 dB

## Notes

1. Measured with an ideal coupling capacitor to the speaker load.
2. Measured with a load resistor of 20 k $\Omega$ .
3. Measured at  $P_O = 1$  W; the frequency response is mainly determined by C1 and C3 for the low frequencies and by C4 for the high frequencies.
4. Independent of load impedance of preamplifier.
5. Unweighted r.m.s. noise voltage measured at a bandwidth of 60 Hz to 15 kHz (12 dB/octave).
6. Ripple rejection measured with a source impedance between 0 and 2 k $\Omega$  (maximum ripple amplitude : 2 V).
7. The tab must be electrically floating or connected to the substrate (pin 9).




Fig. 3 Test circuit.

APPLICATION INFORMATION




Fig. 4 Circuit diagram of a 1 to 4 W amplifier.




Fig. 5 Total quiescent current as a function of supply voltage.




Fig. 6 Total harmonic distortion as a function of output power across  $R_L$ ; — with bootstrap; - - - without bootstrap;  $f = 1$  kHz; typical values. The available output power is 5% higher when measured at pin 2 (due to series resistance of C10).




Fig. 7 Output power across  $R_L$  as a function of supply voltage with bootstrap;  $d_{tot} = 10\%$ ; typical values. The available output power is 5% higher when measured at pin 2 (due to series resistance of C10).




Fig. 8 Voltage gain as a function of frequency;  $P_O$  relative to 0 dB = 1 W;  $V_P = 12$  V;  $R_L = 4 \Omega$ .




Fig. 9 Total harmonic distortion as a function of frequency;  $P_O = 1$  W;  $V_P = 12$  V;  $R_L = 4 \Omega$ .






Fig. 10 Ripple rejection as a function of R2 (see Fig. 4);  $R_S = 0$ ; typical values.




Fig. 11 Noise output voltage as a function of R2 (see Fig. 4); measured according to A-curve; capacitor C5 is adapted for obtaining a constant bandwidth.




Fig. 12 Noise output voltage as a function of frequency; curve a: total amplifier; curve b: power amplifier;  $B = 5$  kHz;  $R_S = 0$ ; typical values.




Fig. 13 Voltage gain as a function of  $R_2$  (see Fig. 4).

## 0,5 W AUDIO POWER AMPLIFIER

### GENERAL DESCRIPTION

The TDA1015T is a low-cost audio amplifier which can deliver up to 0,5 W output power into a 16  $\Omega$  load impedance at a supply voltage of 9 V. The amplifier is specially designed for portable applications such as radios and recorders. The IC has a very low supply voltage requirement (3,6 V min.).

### Features

- High input impedance
- Separated preamplifier and power amplifier
- Limited noise behaviour at radio frequencies
- Short-circuit protected
- Miniature encapsulation

### QUICK REFERENCE DATA

Supply voltage range	$V_P$	3,6 to 12 V
Peak output current	$I_{OM}$	max. 1 A
Output power	$P_O$	typ. 0,5 W
Voltage gain power amplifier	$G_{V1}$	typ. 29 dB
Voltage gain preamplifier	$G_{V2}$	typ. 23 dB
Total quiescent current	$I_{tot}$	max. 22 mA
Operating ambient temperature range	$T_{amb}$	-25 to +150 $^{\circ}C$
Storage temperature range	$T_{stg}$	-55 to +150 $^{\circ}C$

### PACKAGE OUTLINE

8-lead mini-pack; plastic (SO8; SOT96A).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_p$	max.	12 V
Peak output current	$I_{OM}$	max.	1 A
Total power dissipation			see derating curve Fig. 2
Storage temperature range			-55 to +150 °C
A.C. short-circuit duration of load during sine-wave drive at $V_p = 9\text{ V}$	$t_{sc}$	max.	1 hour




Fig. 2 Power derating curve.

**CHARACTERISTICS**

$T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $V_p = 9\text{ V}$ ;  $R_L = 16\text{ }\Omega$ ;  $f = 1\text{ kHz}$ ; see Fig. 3; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Supply voltage	$V_p$	3,6	9	12	V
Repetitive peak output current	$I_{ORM}$	—	—	1	A
Total quiescent current	$I_{tot}$	—	12	22	mA
A.F. output power at $d_{tot} = 10\%$ (note 1)					
$V_p = 9\text{ V}$ ; $R_L = 16\text{ }\Omega$	$P_o$	—	0,5	—	W
$V_p = 6\text{ V}$ ; $R_L = 8\text{ }\Omega$	$P_o$	—	0,3	—	W
Voltage gain power amplifier	$G_{v1}$	—	29	—	dB
Voltage gain preamplifier (note 2)	$G_{v2}$	—	23	—	dB
Total voltage gain	$G_{tot}$	49	52	55	dB
Frequency response at $-3\text{ dB}$ (note 3)	B	—	60 to 15 000	—	Hz
Input impedance power amplifier	$ Z_{i1} $	—	20	—	$k\Omega$
Input impedance preamplifier (note 4)	$ Z_{i2} $	100	200	—	$k\Omega$
Output impedance preamplifier	$ Z_{o2} $	0,5	1	1,5	$k\Omega$
Output voltage preamplifier (r.m.s. value) $d_{tot} < 1\%$ (note 2)	$V_{o2(rms)}$	—	0,7	—	V
Noise output voltage (r.m.s. value) (note 5)					
$R_S = 0\text{ }\Omega$	$V_n(rms)$	—	0,2	—	mV
$R_S = 10\text{ k}\Omega$	$V_n(rms)$	—	0,5	—	mV
Noise output voltage (r.m.s. value) $f = 500\text{ kHz}$ ; $B = 5\text{ kHz}$ ; $R_S = 0\text{ }\Omega$	$V_n(rms)$	—	8	—	$\mu\text{V}$
Ripple rejection at $f = 100\text{ Hz}$ ; $C_2 = 1\text{ }\mu\text{F}$ (note 6)	RR	—	38	—	dB

**Notes to the characteristics**

- Output power is measured with an ideal coupling capacitor to the speaker load.
- Measured with a load resistance of  $20\text{ k}\Omega$ .
- The frequency response is mainly determined by the capacitors, C1, C3 (low frequency) and C4 (high frequency).
- Independent of load impedance of preamplifier.
- Effective unweighted r.m.s. noise voltage measured in a bandwidth from  $60\text{ Hz}$  to  $15\text{ kHz}$  (slopes  $12\text{ dB/octave}$ ).
- Ripple rejection measured with a source impedance between  $0$  and  $2\text{ k}\Omega$  (maximum ripple amplitude of  $2\text{ V}$ ).

APPLICATION INFORMATION




Fig. 3 Test circuit.




Fig. 4 Total quiescent current as a function of supply voltage.




Fig. 5 Output power as a function of supply voltage;  $d_{tot} = 10\%$ ;  $f = 1$  kHz.

— measured in Fig. 3  
 - - - measured with a 1,5 MΩ resistor connected between pins 7 and 2.




Fig. 6 Total distortion as a function of output power;  $V_p = 9\text{ V}$ ;  $R_L = 16\ \Omega$ ;  $f = 1\text{ kHz}$ .  
 — measured in Fig. 3  
 - - - measured with a  $1,5\text{ M}\Omega$  resistor connected between pins 7 and 2.




Fig. 7 Application circuit for power stage only and battery power supply;  $G_{V1} = 29\text{ dB}$ ;  $|Z_{i1}| = 20\text{ k}\Omega$ .




Fig. 8 Application circuit for preamplifier and power amplifier stages and battery power supply;  $G_{V\text{ tot}} = 52\text{ dB}$ ;  $|Z_{i2}| = 200\text{ k}\Omega$ .





## SIGNAL-SOURCES SWITCH

The TDA1029 is a dual operational amplifier (connected as an impedance converter) each amplifier having 4 mutually switchable inputs which are protected by clamping diodes. The input currents are independent of switch position and the outputs are short-circuit protected.

The device is intended as an electronic two-channel signal-source switch in a.f. amplifiers.

### QUICK REFERENCE DATA

Supply voltage range (pin 14)	$V_P$		6 to 23 V
Operating ambient temperature	$T_{amb}$		-30 to + 80 °C
Supply voltage (pin 14)	$V_P$	typ.	20 V
Current consumption	$I_{14}$	typ.	3,5 mA
Maximum input signal handling (r.m.s. value)	$V_{i(rms)}$	typ.	6 V
Voltage gain	$G_v$	typ.	1
Total harmonic distortion	$d_{tot}$	typ.	0,01 %
Crosstalk	$\alpha$	typ.	70 dB
Signal-to-noise ratio	S/N	typ.	120 dB

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT38).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 14)	$V_P$	max.	23 V
Input voltage (pins 1 to 8)	$V_I$	max.	$V_P$
	$-V_I$	max.	0,5 V
Switch control voltage (pins 11, 12 and 13)	$V_S$		0 to 23 V
Input current	$\pm I_I$	max.	20 mA
Switch control current	$-I_S$	max.	50 mA
Total power dissipation	$P_{tot}$	max.	800 mW
Storage temperature	$T_{stg}$		-55 to + 150 °C
Operating ambient temperature	$T_{amb}$		-30 to + 80 °C

**CHARACTERISTICS** $V_P = 20$  V;  $T_{amb} = 25$  °C; unless otherwise specified

Current consumption without load; $I_g = I_{15} = 0$	$I_{14}$	typ.	3,5 mA
			2 to 5 mA
Supply voltage range (pin 14)	$V_P$		6 to 23 V
<b>Signal inputs</b>			
Input offset voltage of switched-on inputs $R_S \leq 1$ k $\Omega$	$V_{io}$	typ. <	2 mV
			10 mV
Input offset current of switched-on inputs	$I_{io}$	typ. <	20 nA
			200 nA
Input offset current of a switched-on input with respect to a non-switched-on input of a channel	$I_{io}$	typ. <	20 nA
			200 nA
Input bias current independent of switch position	$I_i$	typ. <	250 nA 950 nA
Capacitance between adjacent inputs	$C$	typ.	0,5 pF
D.C. input voltage range	$V_I$		3 to 19 V
Supply voltage rejection ratio; $R_S \leq 10$ k $\Omega$	SVRR	typ.	100 $\mu$ V/V
Equivalent input noise voltage $R_S = 0$ ; $f = 20$ Hz to 20 kHz (r.m.s. value)	$V_{n(rms)}$	typ.	3,5 $\mu$ V
Equivalent input noise current $f = 20$ Hz to 20 kHz (r.m.s. value)	$I_{n(rms)}$	typ.	0,05 nA
Crosstalk between a switched-on input and a non-switched-on input; measured at the output at $R_S = 1$ k $\Omega$ ; $f = 1$ kHz	$\alpha$	typ.	100 dB

**CHARACTERISTICS (continued)****Signal amplifier**

Voltage gain of a switched-on input  
at  $I_g = I_{15} = 0$ ;  $R_L = \infty$

$G_V$  typ. 1

Current gain of a switched-on amplifier

$G_i$  typ.  $10^5$

**Signal outputs**

Output resistance (pins 9 and 15)

$R_O$  typ. 400  $\Omega$

Output current capability at  $V_P = 6$  to 23 V

$\pm I_g; \pm I_{15}$  typ. 5 mA

Frequency limit of the output voltage

$V_{i(p-p)} = 1$  V;  $R_S = 1$  k $\Omega$ ;  $R_L = 10$  M $\Omega$ ;  $C_L = 10$  pF

f typ. 1,3 MHz

Slew rate (unity gain);  $\Delta V_{9-16}/\Delta t$ ;  $\Delta V_{15-16}/\Delta t$   
 $R_L = 10$  M $\Omega$ ;  $C_L = 10$  pF

S typ. 2 V/ $\mu$ s

**Bias voltage**

D.C. output voltage

$V_{10-16}$  typ. 11 V \*  
10,2 to 11,8 V

Output resistance

$R_{10-16}$  typ. 8,2 k $\Omega$

**Switch control**

switched-on inputs	interconnected pins	control voltages		
		$V_{11-16}$	$V_{12-16}$	$V_{13-16}$
I-1, II-1	1-15, 5-9	H	H	H
I-2, II-2	2-15, 6-9	H	H	L
I-3, II-3	3-15, 7-9	H	L	H
I-4, II-4	4-15, 8-9	L	H	H
I-4, II-4	4-15, 8-9	L	L	H
I-4, II-4	4-15, 8-9	L	H	L
I-4, II-4	4-15, 8-9	L	L	L
I-3, II-3	3-15, 7-9	H	L	L

In the case of offset control, an internal blocking circuit of the switch control ensures that not more than one input will be switched on at a time. In that case safe switching-through is obtained at  $V_{SL} \leq 1,5$  V.

**Control inputs (pins 11, 12 and 13)**

Required voltage

HIGH

$V_{SH} > 3,3$  V \*\*

LOW

$V_{SL} < 2,1$  V

Input current

HIGH (leakage current)

$I_{SH} < 1$   $\mu$ A

LOW (control current)

$-I_{SL} < 250$   $\mu$ A

\*  $V_{10-16}$  is typically  $0,5 \cdot V_{14-16} + 1,5 \cdot V_{BE}$ .

\*\* Or control inputs open ( $R_{11,12,13-16} > 33$  M $\Omega$ ).

## APPLICATION INFORMATION

$V_P = 20 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 1;  $R_S = 47 \text{ k}\Omega$ ;  $C_i = 0,1 \text{ }\mu\text{F}$ ;  $R_{\text{bias}} = 470 \text{ k}\Omega$ ;  $R_L = 4,7 \text{ k}\Omega$ ;  $C_L = 100 \text{ pF}$  (unless otherwise specified)

Voltage gain	$G_V$	typ.	-1,5 dB
Output voltage variation when switching the inputs	$\Delta V_{9-16}$	}	typ. 10 mV
	$\Delta V_{15-16}$		< 100 mV
Total harmonic distortion over most of signal range (see Fig. 4)	$d_{\text{tot}}$	typ.	0,01 %
	$d_{\text{tot}}$	typ.	0,02 %
	$d_{\text{tot}}$	typ.	0,03 %
Output signal handling $d_{\text{tot}} = 0,1\%$ ; $f = 1 \text{ kHz}$ (r.m.s. value)	$V_{o(\text{rms})}$	>	5,0 V
		typ.	5,3 V
Noise output voltage (unweighted) $f = 20 \text{ Hz to } 20 \text{ kHz}$ (r.m.s. value)	$V_{n(\text{rms})}$	typ.	5 $\mu\text{V}$
Noise output voltage (weighted) $f = 20 \text{ Hz to } 20 \text{ kHz}$ (in accordance with DIN 45405)	$V_n$	typ.	12 $\mu\text{V}$
Amplitude response $V_i = 5 \text{ V}$ ; $f = 20 \text{ Hz to } 20 \text{ kHz}$ ; $C_i = 0,22 \text{ }\mu\text{F}$	$\Delta V_{9-16}$	}	< 0,1 dB *
Crosstalk between a switched-on input and a non-switched-on input; measured at the output at $f = 1 \text{ kHz}$	$\alpha$	typ.	75 dB **
Crosstalk between switched-on inputs and the outputs of the other channels	$\alpha$	typ.	90 dB **

\* The lower cut-off frequency depends on values of  $R_{\text{bias}}$  and  $C_i$ .

\*\* Depends on external circuitry and  $R_S$ . The value will be fixed mostly by capacitive crosstalk of the external components.




Fig. 2 Equivalent input noise current.




Fig. 3 Equivalent input noise voltage.




Fig. 4 Total harmonic distortion as a function of r.m.s. output voltage.  
—  $f = 1\text{ kHz}$ ; - - -  $f = 20\text{ kHz}$ .




Fig. 5 Output voltage as a function of supply voltage.




Fig. 6 Noise output voltage as a function of input resistance;  $G_V = 1$ ;  $f = 20 \text{ Hz to } 20 \text{ kHz}$ .  
 —  $V_n$  (output); - - -  $V_n$  ( $R_S$ ).



## APPLICATION NOTES

## Input protection circuit and indication




Fig. 7 Circuit diagram showing input protection and indication.

#### Unused signal inputs

Any unused inputs must be connected to a d.c. (bias) voltage, which is within the d.c. input voltage range; e.g. unused inputs can be connected directly to pin 10.

#### Circuits with standby operation

The control inputs (pins 11, 12 and 13) are high-ohmic at  $V_{SH} \leq 20 \text{ V}$  ( $I_{SH} \leq 1 \mu\text{A}$ ), as well as, when the supply voltage (pin 14) is switched off.




Fig. 8 TDA1029 connected as a four input stereo source selector.




Fig. 9 TDA1029 and TDA1028 connected as a five input stereo source selector with monitoring facilities.

7284042.1A




Fig. 10 TDA1029 connected as a third-order active high-pass filter with Butterworth response and component values chosen according to the method proposed by Fjällbrant. It is a four-function circuit which can select mute, rumble filter, subsonic filter and linear response.

Switch control

function	V11-16	V12-16	V13-16
linear	H	H	H
subsonic filter 'on'	H	H	L
rumble filter 'on'	H	L	X
mute 'on'	L	X	X




Fig. 11 Frequency response curves for the circuit of Fig. 10.



## EAST-WEST CORRECTION DRIVER CIRCUIT

The TDA1082 is a monolithic integrated circuit driving east-west correction of colour tubes in television receivers. The circuit can be used for class-A and class-D operation and incorporates the following functions:

- differential input amplifier
- squaring stage
- differential output amplifier with driver stage
- protection stage with threshold
- switching off the correction during flyback
- voltage stabilizer

### QUICK REFERENCE DATA

Supply voltage (pin 1)	$V_p$	typ.	12 V
Current consumption	$I_p$	typ.	17 mA
Total power dissipation	$P_{tot}$	max.	600 mW
Operating ambient temperature range	$T_{amb}$		0 to + 70 °C
-----			
Collector voltage drift external transistor	$\Delta V_C$	typ.	0,7 V

### PACKAGE OUTLINE

16-lead DIL; plastic (SOT38).




Fig. 1 Block diagram with external components (class-A operation). Also used as test circuit.



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 1)	$V_p$	max.	16 V
Output current (pin 15)	$-I_O$	max.	50 mA
Total power dissipation	$P_{tot}$	max.	600 mW
Storage temperature range	$T_{stg}$		-25 to +150 °C
Operating ambient temperature range	$T_{amb}$		0 to +70 °C

**Voltages**

with respect to ground (pin 2)		min.	max.
Pins 1, 5, 7, 8, 9, 12, 13 and 16		0	16 V
Pins 3 and 4		0	- V
Pins 10, 11 and 15		0	5 V

**Currents**

Pins 3, 4 and 6		-	5 mA
Pin 14		0	1,5 mA
Pins 15 and 16 ( $-I_{15}$ and $+I_{16}$ )		0	50 mA

**CHARACTERISTICS**

$V_p = 12$  V (range 10,5 to 14 V);  $T_{amb} = 25$ ; measured in circuit Fig. 1 with colour tube A66-500X; unless otherwise specified

**Supply**

Voltage range	$V_p$	10,5 to	14 V
Voltage peak value	$V_{PM}$	max.	15 V
Current range	$I_p$	11 to	30 mA
Current typical value	$I_p$	typ.	17 mA

**Sawtooth signal (pin 10 or 11)**

Input voltage d.c. value	$V_i$	typ.	2,5 V
Input resistance	$R_i$	typ. <	5,6 k $\Omega$ 7,0 k $\Omega$

**Correcting signals (pin 13)**

Input voltage d.c. value	$V_{13}$	typ.	0,6 V
Input current	$I_{13}$	typ.	0,5 mA

**Flyback keying (pin 3)**

Input current range	$I_3$	0,05 to	5 mA
Peak value, $d = 5\%$	$I_3$	typ.	20 mA

**Threshold (pin 14)**

Input voltage at $I_{14} = 200 \mu A$ for switching off the driver stage	$V_i$	typ. 7,2 to	8 V 8,8 V
---	-------	----------------	--------------

**Output stage (pin 6)**

Generator current	I <sub>6</sub>	typ.	1 mA
-------------------	----------------	------	------

**Flyback differential amplifier (pin 5)**

D.C. value output voltage	V <sub>5</sub>	typ.	6 V
Output resistance	R <sub>5</sub>	typ.	5,6 kΩ

**Squaring stage (pin 7)**

D.C. value output voltage	V <sub>7</sub>	typ.	6 V
Peak to peak value output voltage	V <sub>7(p-p)</sub>	typ.	1,5 V
Output resistance	R <sub>7</sub>	5,6 to typ.	9,4 kΩ 7,5 kΩ

**Correction trapezoidal deformation (pins 9 and 12)**

D.C. voltage	V <sub>9,12</sub>	typ.	5 V
Output resistance	R <sub>9,12</sub>	typ.	7,5 kΩ

**Driver output (pin 15)**

Output current	-I <sub>15</sub>	<	50 mA
----------------	------------------	---	-------

**Drift of d.c. collector voltage**

Of external transistor in closed loop

T<sub>amb</sub> = 15 to 70 °C; V<sub>CO</sub> = 8 V

ΔV <sub>C</sub>	typ.	0,7 V
-----------------	------	-------




Fig. 2 Application circuit E-W-correction (class-D operation).



## 12 to 20 W HI-FI AUDIO POWER AMPLIFIER

The TDA1512 is a monolithic integrated hi-fi audio power amplifier designed for asymmetrical power supplies for mains-fed apparatus.

Special features are:

- Thermal protection
- Low intermodulation distortion
- Low transient intermodulation distortion
- Built-in output current limiter
- Low input offset voltage
- Output stage with low cross-over distortion
- Single in-line (SIL) power package

### QUICK REFERENCE DATA

Supply voltage range	$V_P$		15 to 35 V
Total quiescent current at $V_P = 25$ V	$I_{tot}$	typ.	65 mA
Output power at $d_{tot} = 0,7\%$ sine-wave power			
$V_P = 25$ V; $R_L = 4 \Omega$	$P_O$	typ.	13 W
$V_P = 25$ V; $R_L = 8 \Omega$	$P_O$	typ.	7 W
music power			
$V_P = 32$ V; $R_L = 4 \Omega$	$P_O$	typ.	21 W
$V_P = 32$ V; $R_L = 8 \Omega$	$P_O$	typ.	12 W
Closed-loop voltage gain (externally determined)	$G_c$	typ.	30 dB
Input resistance (externally determined)	$R_i$	typ.	20 k $\Omega$
Signal-to-noise ratio at $P_O = 50$ mW	S/N	typ.	72 dB
Supply voltage ripple rejection at $f = 100$ Hz	RR	typ.	50 dB

### PACKAGE OUTLINES

TDA1512: 9-lead SIL; plastic power (SOT131).

TDA1512Q: 9-lead SIL-bent-to-DIL; plastic power (SOT157).

**PINNING**

1. Non-inverting input
2. Input ground (substrate)
3. Compensation
4. Ground potential
5. Output
6. Positive supply (Vp)
7. Externally connected to pin 6
8. Ripple rejection
9. Inverting input (feedback)




Fig. 1 Simplified internal circuit diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$V_P$	max.	35 V
Repetitive peak output current	$I_{ORM}$	max.	3,2 A
Non-repetitive peak output current	$I_{OSM}$	max.	5 A
Total power dissipation	see derating curve Fig. 2		
Storage temperature	$T_{stg}$	-55 to + 150 °C	
Operating ambient temperature	$T_{amb}$	-25 to + 150 °C	
A.C. short-circuit duration of load during full-load sine-wave drive $R_L = 0$ ; $V_P = 30$ V with $R_i = 4 \Omega$	$t_{sc}$	max.	100 hours




Fig. 2 Power derating curves.

**THERMAL RESISTANCE**

From junction to mounting base	$R_{th\ j-mb}$	typ.	3 K/W
		$\leq$	4 K/W

**D.C. CHARACTERISTICS**

Supply voltage range	$V_p$		15 to 35 V
Total quiescent current at $V_p = 25$ V	$I_{tot}$	typ.	65 mA

**A.C. CHARACTERISTICS**

$V_p = 25$  V;  $R_L = 4 \Omega$ ;  $f = 1$  kHz;  $T_{amb} = 25$  °C; measured in test circuit of Fig. 3; unless otherwise specified

**Output power**

sine-wave power at $d_{tot} = 0,7$ %			
$R_L = 4 \Omega$	$P_O$	typ.	13 W
$R_L = 8 \Omega$	$P_O$	typ.	7 W
music power at $V_p = 32$ V			
$R_L = 4 \Omega$ ; $d_{tot} = 0,7$ %	$P_O$	typ.	21 W
$R_L = 4 \Omega$ ; $d_{tot} = 10$ %	$P_O$	typ.	25 W
$R_L = 8 \Omega$ ; $d_{tot} = 0,7$ %	$P_O$	typ.	12 W
$R_L = 8 \Omega$ ; $d_{tot} = 10$ %	$P_O$	typ.	15 W
Power bandwidth; $-1,5$ dB; $d_{tot} = 0,7$ %	B		40 Hz to 16 kHz
<b>Voltage gain</b>			
open-loop	$G_O$	typ.	74 dB
closed-loop	$G_C$	typ.	30 dB
Input resistance (pin 1)	$R_i$	>	100 k $\Omega$
Input resistance of test circuit (Fig. 3)	$R_i$	typ.	20 k $\Omega$
<b>Input sensitivity</b>			
for $P_O = 50$ mW	$V_i$	typ.	16 mV
for $P_O = 10$ W	$V_i$	typ.	210 mV
<b>Signal-to-noise ratio</b>			
at $P_O = 50$ mW; $R_S = 2$ k $\Omega$ ; $f = 20$ Hz to 20 kHz; unweighted	S/N	>	68 dB
weighted; measured according to IEC 173 (A-curve)	S/N	typ.	76 dB
Ripple rejection at $f = 100$ Hz	RR	typ.	50 dB
Total harmonic distortion at $P_O = 10$ W	$d_{tot}$	typ. <	0,1 % 0,3 %
Output resistance (pin 5)	$R_O$	typ.	0,1 $\Omega$






Fig. 3 Test circuit.




Fig. 4 Output power as a function of the supply voltage;  $f = 1 \text{ kHz}$ ;  
—  $d_{tot} = 0,7\%$ ; ---  $d_{tot} = 10\%$ .




Fig. 5 Total harmonic distortion as a function of the output power.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA1514

## 40 W HIGH-PERFORMANCE HI-FI AMPLIFIER

The TDA1514 integrated circuit is a hi-fi power amplifier for use as a building block in radio, tv and audio recorder applications. The high performance of the IC meets the requirements of digital sources (e.g. Compact Disc equipment).

The circuit is totally protected, the two output transistors both having thermal and SOAR protection. The circuit also has a mute function that can be arranged to operate for a period after power-on with a delay time fixed by external components.

The device is intended for symmetrical power supplies but an asymmetrical supply may also be used.

The theoretical maximum power dissipation with a stabilized power supply is  $(V_P - V_N)^2 / 2\pi^2 R_L = 19 \text{ W}$ , where  $V_P = +27,5 \text{ V}$ ,  $V_N = -27,5 \text{ V}$  and  $R_L = 8 \Omega$ . Considering, for example, a maximum ambient temperature of  $50 \text{ }^\circ\text{C}$  and a maximum junction temperature of  $150 \text{ }^\circ\text{C}$ , the total thermal resistance  $R_{th\ j-a}$  is  $(150 - 50) / 19 = 5,3 \text{ K/W}$ . Since the thermal resistance of the SOT-131A encapsulation is  $< 1,5 \text{ K/W}$ , the thermal resistance required of the heatsink is  $< 3,8 \text{ K/W}$ . Thus the maximum output power, and therefore the music power output, is limited only by the supply voltage and not by the heatsink.

### QUICK REFERENCE DATA

Supply voltage range (pin 6 to pin 4)	$V_P - V_N$		15 to 60 V
Total quiescent current at $V_P - V_N = 55 \text{ V}$	$I_{tot}$	typ.	60 mA
Output power at THD = -60 dB; $V_P - V_N = 55 \text{ V}$ ; $R_L = 8 \Omega$	$P_O$	typ.	40 W
Closed loop voltage gain (determined externally)	$G_C$	typ.	30 dB
Input resistance (determined externally)	$R_I$	typ.	20 k $\Omega$
Signal-to-noise ratio at $P_O = 50 \text{ mW}$	(S+N)/N	typ.	82 dB
Supply voltage ripple rejection at $f = 100 \text{ Hz}$	RR	typ.	72 dB

### PACKAGE OUTLINE

9-lead SIL; plastic power (SOT131).




Fig. 1 Block diagram.

**RATINGS**

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

Supply voltage (pin 6 to pin 4)	$V_P - V_N$	60 V
Bootstrap voltage (pin 7 to pin 4)	$V_{bstr}$	70 V
Output current (repetitive peak)	$I_o$	4,0 A
Operating ambient temperature range	$T_{amb}$	-25 to + 150 °C
Storage temperature range	$T_{stg}$	-55 to + 150 °C
Power dissipation	See Fig. 2	
Thermal shut-down protection time	$t_{pr}$	1 hour
Short-circuit protection time*	$t_{sc}$	10 min
Mute voltage (pin 3 to pin 4)	$V_M$	7 V

\* Driven by a pink-noise voltage.

Symmetrical power supply: a.c. and d.c. short-circuit protected.

Asymmetrical power supply: a.c. short-circuit protected.

**THERMAL RESISTANCE**

From junction to case

$R_{th\ j-c}$

max. 1,5 K/W




Fig. 2 Power derating curve.

DEVELOPMENT DATA

## CHARACTERISTICS

$V_P = +27,5\text{ V}$ ;  $V_N = -27,5\text{ V}$ ;  $R_L = 8\ \Omega$ ;  $f = 1\text{ kHz}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified; test circuit as per Fig. 1.

parameter	symbol	min.	typ.	max.	unit
Supply voltage range (pin 6 to pin 4)	$V_P - V_N$	15	—	60	V
Maximum output current (peak value)	$I_{OM\text{max}}$	3,2	—	—	A
Total quiescent current	$I_{\text{tot}}$	30	60	90	mA
Output power with THD = -60 dB:					
at $V_P - V_N = 55\text{ V}$	$P_O$	37	40	—	W
at $V_P - V_N = 44\text{ V}$	$P_O$	—	25	—	W
at $V_P - V_N = 32\text{ V}$	$P_O$	—	—	12,5	W
Total harmonic distortion at $P_O = 32\text{ W}$	THD	—	-90	-80	dB
Intermodulation distortion at $P_O = 32\text{ W}$ (note 1)	$d_{\text{im}}$	—	-80	—	dB
Power bandwidth (-3 dB) at THD = -60 dB	B	—	20 to 25k	—	Hz
Slew rate	$dV/dt$	—	15	—	V/ $\mu\text{s}$
Closed loop voltage gain (note 2)	$G_c$	29,2	29,7	30,2	dB
Open loop voltage gain	$G_o$	—	85	—	dB
Input impedance (note 3)	$Z_i$	1	—	—	M $\Omega$
S/N related to $P_O = 4\text{ mW}$ (note 4)	(S+N)/N	80	—	—	dB
Input offset voltage	$\pm V_{io}$	—	3	—	mV
Input offset bias current	$\pm I_{io(b)}$	—	0,2	1	$\mu\text{A}$
Input bias current	$+ I_{ib}$	—	1	5	$\mu\text{A}$
Output impedance	$Z_o$	—	—	0,1	$\Omega$
Supply voltage ripple rejection at ripple frequency = 100 Hz; ripple voltage (r.m.s. value) = 500 mV; source resistance = 2 k $\Omega$	RR	70	—	—	dB
Mute time (note 5)	$t_M$	—	1,25	—	s
Mute-on voltage (pin 3 to pin 4)	$V_{M(\text{on})}$	0	—	5	V
Mute-off voltage (pin 3 to pin 4)	$V_{M(\text{off})}$	6	—	7	V
Quiescent current into pin 2 (note 6)	$I_{2\text{ tot}}$	tbf	20	tbf	$\mu\text{A}$

**Notes to the characteristics**

1. Measured with two superimposed signals of 50 Hz and 7 kHz with an amplitude relationship of 4 : 1.
2. The closed loop gain is determined by external resistors (Fig. 1, R2 and R3) and is variable between 20 and 46 dB.
3. The input impedance in the test circuit (Fig. 1) is determined by the bias resistor R1.
4. The noise voltage at the output is measured in the band 20 Hz to 20 kHz and source resistance  $R_S = 2 \text{ k}\Omega$ .
5. Determined by R4 and C1.
6. The quiescent current into pin 2 determines (with the value of R4) the minimum power supply voltage at which the mute function remains in operation:

$$V_P - V_N = I_{2 \text{ tot}} \times R4 + V_{m(\text{on})\text{max}}$$

DEVELOPMENT DATA





## 40 W HIGH-PERFORMANCE HI-FI AMPLIFIER

## GENERAL DESCRIPTION

The TDA1514A integrated circuit is a hi-fi power amplifier for use as a building block in radio, tv and audio recorder applications. The high performance of the IC meets the requirements of digital sources (e.g. Compact Disc equipment).

The circuit is totally protected, the two output transistors both having thermal and SOAR protection (see Fig. 3). The circuit also has a mute function that can be arranged for a period after power-on with a delay time fixed by external components.

The device is intended for symmetrical power supplies but an asymmetrical supply may also be used.

## Features


- High output power (without bootstrap)
- Low offset voltage
- Good ripple rejection
- Mute/stand-by facilities
- Thermal protection
- Protected against electrostatic discharge
- No switch-on or switch-off clicks
- Very low thermal resistance
- Safe operating Area (SOAR) protection
- Short circuit protection

## QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage range (pin 6 to pin 4)	$V_p$	$\pm 7,5$	—	$\pm 30,0$	V
Total quiescent current at $V_p = \pm 27,5$ V	$I_{tot}$	—	60	—	mA
Output power at THD = -60 dB; $V_p = \pm 27,5$ V; $R_L = 8 \Omega$	$P_o$	—	40	—	W
Closed loop voltage gain (determined externally)	$G_c$	—	30	—	dB
Input resistance (determined externally)	$R_i$	—	20	—	k $\Omega$
Signal plus noise-to-noise ratio at $P_o = 50$ mW	(S+N)/N	—	82	—	dB
Supply voltage ripple rejection at $f = 100$ Hz	SVRR	—	72	—	dB

## PACKAGE OUTLINE

9-lead SIL; plastic power (SOT131A).



- (1) Copper block connected to  $-V_p$ .
- (2) When used without bootstrap these components are disconnected and pin 6 connected to pin 7; decreasing output power by approximately 4 W.

Fig. 1 Block diagram and test circuit.

**RATINGS**

Limiting values in accordance with the Absolute Maximum Rating System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage (pin 6 to pin 4)	$V_p$		$\pm 30$	V
Bootstrap voltage (pin 7 to pin 4)	$V_{bstr}$		70	V
Output current (repetitive peak)	$I_o$		8,0	A
Operating ambient temperature range	$T_{amb}$	-25	+ 150	°C
Storage temperature range	$T_{stg}$	-55	+ 150	°C
Power dissipation		see Fig. 2		
Thermal shut-down protection time	$t_{pr}$		1	hour
Short circuit protection time*	$t_{sc}$		10	min
Mute voltage (pin 3 to pin 4)	$V_M$		7	V

Symmetrical power supply: AC and DC short circuit protected.

Asymmetrical power supply: AC short circuit protected.

DEVELOPMENT DATA

\* Driven by a pink-noise voltage.

**THERMAL RESISTANCE**

From junction to case

$R_{th\ j-c}$  max. 1,0 K/W




Fig. 2 Power derating curve.

The theoretical maximum power dissipation for  $P_O = 40\text{ W}$  with a stabilized power supply is:

$$\frac{V_P^2}{2\pi^2 R_L} = 19\text{ W}$$

where  $V_P = \pm 27,5\text{ V}$ ;  $R_L = 8\ \Omega$ .

Considering, for example, a maximum ambient temperature of  $50\text{ }^\circ\text{C}$  and a maximum junction temperature of  $150\text{ }^\circ\text{C}$  the total thermal resistance is:

$$R_{th\ j-a} = \frac{150 - 50}{19} = 5,3\text{ K/W}$$

Since the thermal resistance of the SOT-131A encapsulation is  $< 1,0\text{ K/W}$ , the thermal resistance required of the heatsink is  $< 4,3\text{ K/W}$ . The maximum output power (music power) is limited only by the allowable supply voltage.

**SAFE OPERATING (SOAR) PROTECTION**




Fig. 3 SOAR protection curve.

## CHARACTERISTICS

$V_p = \pm 27,5 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $f = 1 \text{ kHz}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; unless otherwise specified; test circuit as per Fig. 1

DEVELOPMENT DATA

parameter	symbol	min.	typ.	max.	unit
Supply voltage range (pin 6 to pin 4)*	$V_p$	$\pm 7,5$	—	$\pm 30,0$	V
Maximum output current (peak value)	$I_{OM\text{max}}$	6,4	—	—	A
Total quiescent current	$I_{\text{tot}}$	30	60	90	mA
Output power with THD = -60 dB:	$P_O$	37	40	—	W
at $V_p = 22 \text{ V}$	$P_O$	—	25	—	W
at $V_p = 16 \text{ V}$	$P_O$	—	12,5	—	W
Output power with THD = -60 dB:	$P_O$	—	40	—	W
at $V_p = 21 \text{ V}$ ; $R_L = 4 \Omega$					
Total harmonic distortion at $P_O = 32 \text{ W}$	THD	—	-90	—	dB
Intermodulation distortion at $P_O = 32 \text{ W}$ (note 1)	$d_{\text{im}}$	—	-80	—	dB
Power bandwidth (-3 dB) at THD = -60 dB	B	—	20 to 25 k	—	Hz
Slew rate	$dV/dt$	—	10	—	V/ $\mu\text{s}$
Closed loop voltage gain (note 2)	$G_c$	—	30	—	dB
Open loop voltage gain	$G_o$	—	85	—	dB
Input impedance (note 3)	$Z_i$	1	—	—	M $\Omega$
Signal plus noise to noise ratio at $P_O = 50 \text{ mW}$ (note 4)	(S+N)/N	80	82	—	dB
Input offset voltage	$\pm V_{io}$	—	3	—	mV
Input offset bias current	$\pm I_{io\text{ b}}$	—	0,2	1,0	$\mu\text{A}$
Input bias current	$+ I_{ib}$	—	1	5	$\mu\text{A}$
Output impedance	$Z_o$	—	—	0,1	$\Omega$
Supply voltage ripple rejection at ripple frequency = 100 Hz; ripple voltage (RMS value) = 500 mV; source resistance = 2 k $\Omega$	SVRR	70	72	—	dB
Mute time (note 5)	$t_M$	—	1,25	—	s
Standby voltage (pin 3 to pin 4)	$V_{\text{stb}}$	0	—	0,5	V
Standby current	$I_{\text{stb}}$	—	20	—	mA
Mute-on voltage (pin 3 to pin 4)	$V_{M(\text{on})}$	1	—	5	V
Mute-off voltage (pin 3 to pin 4)	$V_{M(\text{off})}$	6	—	7	V
Quiescent current into pin 2	$I_{2 \text{ tot}}$	—	—	1	$\mu\text{A}$

\* See Fig. 3.

**Notes to the characteristics**

1. Measured with two superimposed signals of 50 Hz and 7 kHz with an amplitude relationship of 4 : 1.
2. The closed loop gain is determined by external resistors (Fig. 1, R2 and R3) and is variable between 20 and 46 dB.
3. The input impedance in the test circuit (Fig. 1) is determined by the bias resistor R1.
4. The noise voltage at the output is measured in the band 20 Hz to 20 kHz and source resistance  $R_S = 2 \text{ k}\Omega$ .
5. Determined by R4 and C1.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA1520B  
TDA1520BQ

## 20 W HI-FI AUDIO POWER AMPLIFIER

### GENERAL DESCRIPTION

The TDA1520B is an integrated hi-fi audio power amplifier designed for use with non-stabilized symmetrical or stabilized asymmetrical power supplies in mains-fed applications (e.g. stereo radio, stereo TV sound and cassette recorder).

### Features

- Low offset voltage at output (suitable for BTL application)
- Low cross-over and secondary cross-over distortion
- Low intermodulation and transient intermodulation distortion
- Low harmonic distortion
- Good hum suppression
- High slew rate
- No switch-on/switch-off plop
- Thermal protection

### QUICK REFERENCE DATA (note 1)

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		$V_p$	15	—	50	V
Total quiescent current		$I_{tot}$	22	60	105	mA
Output power at THD = 0,5%		$P_o$	20	22	—	W
Input impedance		$Z_i$	1000	—	—	$k\Omega$
Signal plus noise to noise ratio at $P_O = 50$ mW	note 2	(S+N)/N	70	75	—	dB
Supply voltage ripple rejection at $R_S = 0 \Omega$	f = 100 Hz	SVRR	45	60	—	dB
	f = 10 kHz	SVRR	45	80	—	dB

### Notes to the Quick Reference Data

1. All values measured from test circuit Fig.6;  $V_p = 33$  V;  $R_L = 4 \Omega$ ;  $f = 1$  kHz;  $T_{amb} = 25$  °C; unless otherwise specified.
2. Bandwidth is 20 Hz to 20 kHz;  $R_S = 2$  k $\Omega$  (RMS value).

### PACKAGE OUTLINES

TDA1520B: 9-lead SIL; plastic power (SOT131).

TDA1520BQ: 9-lead SIL-bent-to-DIL; plastic power (SOT157).




Fig. 1 Block diagram.

**PINNING**

- 1 Non-inverting input
- 2 Input ground (substrate)
- 3 Compensation
- 4 Negative supply (ground)
- 5 Output
- 6 Positive supply ( $V_p$ )
- 7 Not connected
- 8 Supply voltage ripple rejection
- 9 Inverting input (feedback)



**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

DEVELOPMENT DATA

parameter	conditions	symbol	min.	max.	unit
Supply voltage	note 1	V <sub>p</sub>	—	50	V
Input voltage		V <sub>i</sub>	—	25	V
pins 1 to 2		V <sub>i</sub>	—	25	V
pins 9 to 2					
Repetitive peak output current		I <sub>ORM</sub>	—	4	A
Non-repetitive peak output current	note 2	I <sub>OSM</sub>	—	5	A
Total power dissipation		P <sub>tot</sub>	see Fig.2		
AC short-circuit time of the load impedance during signal drive at V <sub>p</sub> = ± 20 V	symmetrical supply; R <sub>S</sub> = 2 Ω; f = ≥ 20 Hz	T <sub>sc</sub>	—	1	hour
V <sub>p</sub> = 30 V	asymmetrical supply; R <sub>S</sub> = 4 Ω	T <sub>s</sub>	—	1	hour
Operating ambient temperature range		T <sub>amb</sub>	see Fig.2		
Storage temperature range		T <sub>stg</sub>	−65	+ 150	°C

**Notes to the Ratings**

1. Minimum rise time of the supply must be ≥ 20 ms.
2. Maximum peak current is defined by the internal protection circuits.

**POWER DISSIPATION AND HEATSINK INFORMATION**

The maximum theoretical power dissipation with a stabilized power supply is (V<sub>p</sub> = 33 V and R<sub>L</sub> = 4 Ω):

$$\frac{V_p^2}{2 \pi^2 R_L} = 13.8 \text{ W.}$$

Worst case power dissipation with a non-stabilized power supply is (regulation factor of 15%; over voltage of 10% and R<sub>L</sub> min. = 0.8 x R<sub>L</sub> typ.; V<sub>pL</sub> is the loaded supply voltage):

$$\frac{(1.1 \times V_{pL})^2}{2 \pi^2 R_{L \text{ min.}}} = 23.4 \text{ W.}$$

With a maximum ambient temperature of 50 °C and a maximum crystal temperature of 150 °C, the required thermal resistance is:

$$R_{thj-a} = \frac{150 - 50}{23.4} = 4.3 \text{ K/W.}$$

The thermal resistance of the encapsulation is ≤ 2.5 K/W, therefore the thermal resistance of the heatsink must be < 1.8 K/W.




Fig. 2 Power derating curve.




Fig. 3 Output power ( $P_O$ ) as a function of supply voltage ( $V_p$ );  
 $f = 1 \text{ kHz}$ ;  $d_{\text{tot}} = 0.5\%$ ;  $G_V = 30 \text{ dB}$ .




Fig. 4 Total harmonic distortion (THD) as a function of output power ( $P_O$ );  
 $V_p = 33 \text{ V}$ ;  $R_L = 4 \Omega$ ;  $f = 1 \text{ kHz}$ .




Fig. 5 Total harmonic distortion (THD) as a function of operating frequency ( $f$ );  
 $V_p = 33 \text{ V}$ ;  $R_L = 4 \Omega$ ;  
 $P_O = 10 \text{ W}$  (constant).

**CHARACTERISTICS**

$V_P = 33\text{ V}$ ;  $R_L = 4\ \Omega$ ;  $f = 1\text{ kHz}$ ;  $T_{\text{amb}} = 25\text{ }^\circ\text{C}$ ; unless otherwise specified; measured from test circuit, Fig. 6.

DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		$V_P$	15	—	50	V
Total quiescent current		$I_P$	22	60	105	mA
Peak output current		$I_{OM}$	—	—	3,2	A
Power output at THD = 0.5%	note 1	$P_O$	20	22	—	W
Total harmonic distortion at $P_O = 12\text{ W}$	note 1	THD	—	0.01	0.1	%
Power bandwidth at THD = 0.5%	$P_O = 50\text{ mW}$ to 10 W	B	—	20 to 20 000	—	Hz
Input voltage at $P_O = 20\text{ W}$	note 2	$V_I$	225	290	325	mV
Input impedance	note 3	$Z_I$	1000	—	—	k $\Omega$
Signal plus noise to noise ratio at $P_O$ at 50 mW	note 4	(S+N)/N	70	75	—	dB
Offset voltage		$ V_{5-8} $	0	$\pm 10$	$\pm 100$	mV
Input offset current		$I_{os}$	—	0	1	$\mu\text{A}$
Output impedance		$Z_O$	—	—	0.1	$\Omega$
Supply voltage ripple rejection at $R_S = 0\ \Omega$	f = 100 Hz	SVRR	45	60	—	dB
	f = 10 kHz	SVRR	45	80	—	dB
Intermodulation distortion at $P_O = 10\text{ W}$		$d_{IM}$	—	0.02	—	%
Transient intermodulation distortion	note 5	$d_{TIM}$	—	0.01	—	%
Slew rate		SR	—	6	—	V/ $\mu\text{s}$

**Notes to the Characteristics**

- Output power is measured directly at the output pin.
- The closed-loop gain is determined by external resistors and is variable between 20 to 40 dB.
- Input impedance in the test circuit is determined by the bias resistor R.
- Unweighted noise measured in a bandwidth of 20 Hz to 20 kHz at  $R_S = 2\text{ k}\Omega$ .
- The transient intermodulation distortion is measured at  $P_O = 10\text{ W}$ . The input signal is a 3.18 kHz square-wave signal mixed with a 15 kHz sine-wave signal and a peak-to-peak voltage ratio of 4:1.

APPLICATION INFORMATION




Fig. 6 Test and application diagram.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA1521  
TDA1521Q

## 2 x 12 W HI-FI AUDIO POWER AMPLIFIER

### GENERAL DESCRIPTION

The TDA1521/TDA1521Q is a dual hi-fi audio power amplifier encapsulated in a 9-lead plastic power package. The device is especially designed for mains fed applications (e.g. stereo tv sound and stereo radio).

### Features

- Requires very few external components
- Input muted during power-on and off (no switch-on or switch-off clicks)
- Low offset voltage between output and ground
- Excellent gain balance between channels
- Hi-fi according to IEC 268 and DIN 45500
- Short-circuit-proof
- Thermally protected

### QUICK REFERENCE DATA

#### Stereo applications

Supply voltage range	$V_P$	$\pm 7,5$ to $\pm 20,0$ V
Output power at THD = 0,5%, $V_P = \pm 16$ V	$P_O$	typ. 12 W
Voltage gain	$G_V$	typ. 30 dB
Gain balance between channels	$\Delta G_V$	typ. 0,2 dB
Ripple rejection	SVRR	typ. 60 dB
Channel separation	$\alpha$	typ. 70 dB
Noise output voltage	$V_{no(rms)}$	typ. 70 $\mu$ V

### PACKAGE OUTLINES

TDA1521: 9-lead single in-line; plastic power (SOT131).

TDA1521Q: 9-lead SIL-bent-to-DIL; plastic power (SOT157).




Fig. 1 Block diagram.

**PINNING**

1	-INV1	non-inverting input 1	5	-V <sub>P</sub>	} negative supply (symmetrical) } ground (asymmetrical)
2	INV1	inverting input 1	6	OUT2	
3	GND	} ground (symmetrical) } ½ V <sub>P</sub> (asymmetrical)	7	+V <sub>P</sub>	positive supply
4	OUT1		output 1	8	INV2
			9	-INV2	non-inverting input 2

**FUNCTIONAL DESCRIPTION**

This hi-fi stereo power amplifier is designed for mains fed applications. The circuit is designed for both symmetrical and asymmetrical power supply systems. An output power of 2 x 12 watts (THD = 0,5%) can be delivered into an 8  $\Omega$  load with a symmetrical power supply of  $\pm 16$  V.

The gain is fixed internally at 30 dB. Internal gain fixing gives low gain spread and very good balance between the amplifiers (0,2 dB).

A special feature of this device is a mute circuit which suppresses unwanted input signals during switching on and off. Referring to Fig. 13, the 100  $\mu$ F capacitor creates a time delay when the voltage at pin 3 is lower than an internally fixed reference voltage. During the delay the amplifiers remain in their DC operating mode but are isolated from the non-inverting inputs on pins 1 and 9.

Two thermal protection circuits are provided, one monitors the average junction temperature and the other the instantaneous temperature of the power transistors. Both protection circuits activate at 150  $^{\circ}$ C allowing safe operation to a maximum junction temperature of 150  $^{\circ}$ C without added distortion.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

DEVELOPMENT DATA

parameter	conditions	symbol	min.	max.	unit
Supply voltage	pin 7	$V_P = V_{7-3}$	—	+ 20	V
	pin 5	$-V_P = V_{5-3}$	—	-20	V
Non-repetitive peak output current	pins 4 and 6	$I_{OSM}$	—	4	A
Total power dissipation	see Fig. 2	$P_{tot}$			
Storage temperature range		$T_{stg}$	-65	+ 150	$^{\circ}$ C
Junction temperature		$T_j$	—	150	$^{\circ}$ C
Short-circuit time: outputs short-circuited to ground (full signal drive)	see note				
	symmetrical power supply	$t_{sc}$	—	1	hour
	asymmetrical power supply; $V_P < 32$ V (unloaded); $R_i \geq 4 \Omega$	$t_{sc}$	—	1	hour

**Note**

For asymmetrical power supplies (at short circuiting of the load) the maximum supply voltage is limited to  $V_P = 28$  V. If the total internal resistance of the supply ( $R_i$ )  $> 4 \Omega$ , the maximum unloaded supply voltage is increased to 32 V.




Fig. 2 Power derating curve.

### THERMAL RESISTANCE

From junction to case

$$R_{th\ j-c} = 2,5\ K/W$$

### HEATSINK DESIGN EXAMPLE

With derating of 2,5 K/W, the value of heatsink thermal resistance is calculated as follows:

given  $R_L = 8\ \Omega$  and  $V_p = \pm 16\ V$ , the measured maximum dissipation is 14,6 W; then, for a maximum ambient temperature of 65 °C, the required thermal resistance of the heatsink is

$$R_{th\ h-a} = \frac{150 - 65}{14,6} - 2,5 = 3,3\ K/W$$

Note: The internal metal block (heatsink) has the same potential as pin 5 ( $-V_p$ )



## CHARACTERISTICS

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range						
operating mode		$V_P$	$\pm 7,5$	$\pm 16,0$	$\pm 20,0$	V
input mute mode		$V_P$	$\pm 2,0$	—	$\pm 5,5$	V
Repetitive peak output current		$I_{ORM}$	—	—	2,2	A
<b>Operating mode:</b> symmetrical power supply; test circuit as per Fig. 12; $V_P = \pm 16$ V; $R_L = 8 \Omega$ ; $T_{amb} = 25$ °C; $f = 1$ kHz						
Total quiescent current	without $R_L$	$I_{tot}$	18	40	70	mA
Output power	THD = 0,5%	$P_O$	10	12	—	W
	THD = 10%	$P_O$	12	15	—	W
Total harmonic distortion	$P_O = 6$ W	THD	—	0,15	0,2	%
Power bandwidth	THD = 0,5% note 1	B		20 to 20k		Hz
Voltage gain		$G_V$	29	30	31	dB
Gain balance		$\Delta G_V$	—	0,2	1,0	dB
Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz)	$R_S = 2$ k $\Omega$	$V_{no(rms)}$	—	70	140	$\mu$ V
Input impedance		$ Z_i $	14	20	26	k $\Omega$
Ripple rejection	note 2	SVRR	40	60	—	dB
Channel separation	$R_S = 0 \Omega$	$\alpha$	46	70	—	dB
Input bias current		$I_{ib}$	—	0,3	—	$\mu$ A
DC output offset voltage	with respect to ground	$V_{OFF}$	—	30	200	mV
<b>Input mute mode:</b> symmetrical power supply; test circuit as per Fig. 12; $V_P = \pm 4$ V; $R_L = 8 \Omega$ ; $T_{amb} = 25$ °C; $f = 1$ kHz						
Total quiescent current	without $R_L$	$I_{tot}$	9	30	40	mA
Output voltage	$V_i = 600$ mV	$V_{out}$	—	0,6	1,8	mV
Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz)	$R_S = 2$ k $\Omega$	$V_{no(rms)}$	—	70	140	$\mu$ V
Ripple rejection	note 2	SVRR	35	55	—	dB
DC output offset voltage	with respect to ground	$V_{OFF}$	—	40	200	mV

DEVELOPMENT DATA

**CHARACTERISTICS** (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Operating mode:</b> asymmetrical power supply; test circuit as per Fig. 13; $V_S = 24\text{ V}$ ; $R_L = 8\ \Omega$ ; $T_{amb} = 25\text{ }^\circ\text{C}$ ; $f = 1\text{ kHz}$						
Total quiescent current		$I_{tot}$	18	40	70	mA
Output power	THD = 0,5%	$P_O$	5	6	—	W
	THD = 10%	$P_O$	6,5	8	—	W
Total harmonic distortion	$P_O = 4\text{ W}$	THD	—	0,13	0,2	%
Power bandwidth	THD = 0,5% note 1	B		40 to 20k		Hz
Voltage gain		$G_V$	29	30	31	dB
Gain balance		$\Delta G_V$	—	0,2	1	dB
Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz)	$R_S = 2\text{ k}\Omega$	$V_{no(rms)}$	—	70	140	$\mu\text{V}$
Input impedance		$ Z_i $	14	20	26	$\text{k}\Omega$
Ripple rejection		SVRR	40	50	—	dB
Channel separation	$R_S = 0\ \Omega$	$\alpha$	—	45	—	dB

**Notes to the characteristics**

1. Power bandwidth at  $P_{O\text{ max}} -3\text{ dB}$ .
2. Ripple rejection at  $R_S = 0\ \Omega$ ,  $f = 100\text{ Hz}$  to  $20\text{ kHz}$ ;  
ripple voltage =  $200\text{ mV}$  (r.m.s. value) applied to positive or negative supply rail.

## APPLICATION INFORMATION

## Input mute circuit

The input mute circuit operates only during switching on and off of the supply voltage. The circuit compares the  $\frac{1}{2}$  supply voltage (at pin 3) with an internally fixed reference voltage ( $V_{ref}$ ), derived directly from the supply voltage. When the voltage at pin 3 is lower than  $V_{ref}$  the non-inverting inputs (pins 1 and 9) are disconnected from the amplifier. The voltage at pin 3 is determined by an internal voltage divider and the external  $100\ \mu\text{F}$  capacitor.

During switching on, a time delay is created between the reference voltage and the voltage at pin 3, during which the input terminal is disconnected, (as illustrated in Fig. 3).




Fig. 3 Input mute circuit; time delay.

APPLICATION INFORMATION (continued)




Fig. 4 Output power as a function of supply voltage, symmetrical supply;  $R_L = 8 \Omega$ ;  $f = 1 \text{ kHz}$ .




Fig. 5 Distortion as a function of frequency; symmetrical supply;  $V_p = \pm 16 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $P_O = 6 \text{ W}$ .




Fig. 6 Supply voltage ripple rejection; symmetrical supply;  $V_p = \pm 16 \text{ V}$ ;  $V_{RR} = 200 \text{ mV}$ .




Fig. 7 Power dissipation as a function of output power; symmetrical supply;  $V_p = \pm 16 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $f = 1 \text{ kHz}$ .




Fig. 8 Output power as a function of supply voltage; asymmetrical supply;  $R_L = 8 \Omega$ ;  $f = 1 \text{ kHz}$ .




Fig. 9 Distortion as a function of frequency; asymmetrical supply;  $V_S = 24 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $P_O = 4 \text{ W}$ .

DEVELOPMENT DATA




Fig. 10 Supply voltage ripple rejection; asymmetrical supply;  $V_S = 24 \text{ V}$ ;  $V_{RR} = 200 \text{ mV}$ .






Fig. 11 Output power as a function of supply voltage; asymmetrical supply;  $R_L = 4 \Omega$ ;  $f = 1 \text{ kHz}$ .



1 To be connected as close as possible to the IC  
Fig. 12 Test and application circuit; symmetrical power supply.



1 To be connected as close as possible to the IC  
Fig. 13 Test and application circuit; asymmetrical power supply.

# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.

TDA1521A

## 2 x 6 W HI-FI AUDIO POWER AMPLIFIER

### GENERAL DESCRIPTION

The TDA1521A is a dual hi-fi audio power amplifier encapsulated in a 9-lead plastic power package. The device is especially designed for mains fed applications (e.g. stereo tv sound and stereo radio).

### Features

- Requires very few external components
- Input muted during power-on and off (no switch-on or switch-off clicks)
- Low offset voltage between output and ground
- Excellent gain balance between channels
- Hi-fi according to IEC 268 and DIN 45500
- Short-circuit-proof
- Thermally protected

### QUICK REFERENCE DATA

#### Stereo applications

Supply voltage range	$V_p$	$\pm 7,5$ to $\pm 20,0$ V
Output power at THD = 0,5%, $V_p = \pm 12$ V	$P_o$	typ. 6 W
Voltage gain	$G_v$	typ. 30 dB
Gain balance between channels	$\Delta G_v$	typ. 0,2 dB
Ripple rejection	SVRR	typ. 60 dB
Channel separation	$\alpha$	typ. 70 dB
Noise output voltage	$V_{no(rms)}$	typ. 70 $\mu$ V

### PACKAGE OUTLINE

TDA1521A: 9-lead single in-line; plastic power (SOT 110B).




Fig. 1 Block diagram.

**PINNING**

1	-INV1	non-inverting input 1	5	-Vp	{ negative supply (symmetrical) ground (asymmetrical)
2	INV1	inverting input 1	6	OUT2	
3	GND	{ ground (symmetrical) ½ Vp (asymmetrical)	7	+Vp	positive supply
4	OUT1		output 1	8	INV2
			9	-INV2	non-inverting input 2



**FUNCTIONAL DESCRIPTION**

This hi-fi stereo power amplifier is designed for mains fed applications. The circuit is designed for both symmetrical and asymmetrical power supply systems. An output power of 2 x 6 watts (THD = 0,5%) can be delivered into an 8  $\Omega$  load with a symmetrical power supply of  $\pm 12$  V.

The gain is fixed internally at 30 dB. Internal gain fixing gives low gain spread and very good balance between the amplifiers (0,2 dB).

A special feature of this device is a mute circuit which suppresses unwanted input signals during switching on and off. Referring to Fig. 12, the 100  $\mu$ F capacitor creates a time delay when the voltage at pin 3 is lower than an internally fixed reference voltage. During the delay the amplifiers remain in their DC operating mode but are isolated from the non-inverting inputs on pins 1 and 9.

Two thermal protection circuits are provided, one monitors the average junction temperature and the other the instantaneous temperature of the power transistors. Both protection circuits activate at 150  $^{\circ}$ C allowing safe operation to a maximum junction temperature of 150  $^{\circ}$ C without added distortion.

**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

DEVELOPMENT DATA

parameter	conditions	symbol	min.	max.	unit
Supply voltage	pin 7	$V_p = V_{7-3}$	—	+ 20	V
	pin 5	$-V_p = V_{5-3}$	—	-20	V
Non-repetitive peak output current	pins 4 and 6	$I_{OSM}$	—	4	A
Total power dissipation	see Fig. 2	$P_{tot}$			
Storage temperature range		$T_{stg}$	-65	+ 150	$^{\circ}$ C
Junction temperature		$T_j$	—	150	$^{\circ}$ C
Short-circuit time: outputs short-circuited to ground (full signal drive)	see note				
	symmetrical power supply	$t_{sc}$	—	1	hour
	asymmetrical power supply	$t_{sc}$	—	1	hour

**Note**

For asymmetrical power supplies (at short circuiting of the load) the maximum supply voltage is limited to  $V_p = 28$  V.




Fig. 2 Power derating curve.

**THERMAL RESISTANCE**

From junction to case

$$R_{th\ j-c} = 6\ K/W$$

**HEATSINK DESIGN EXAMPLE**

With derating of 6 K/W, the value of heatsink thermal resistance is calculated as follows:

given  $R_L = 8\ \Omega$  and  $V_p = \pm 12\ V$ , the measured maximum dissipation is 7,8 W; then, for a maximum ambient temperature of 60 °C, the required thermal resistance of the heatsink is

$$R_{th\ h-a} = \frac{150 - 60}{7,8} - 6 = 5,5\ K/W$$

Note: The metal tab (heatsink) has the same potential as pin 5 ( - V<sub>p</sub>).

## CHARACTERISTICS

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage range		$V_P$	$\pm 7,5$	$\pm 12,0$	$\pm 20,0$	V
operating mode		$V_P$	$\pm 2,0$	—	$\pm 5,5$	V
input mute mode						
Repetitive peak output current		$I_{ORM}$	—	—	2,2	A
<b>Operating mode:</b> symmetrical power supply; test circuit as per Fig. 11; $V_P = \pm 12\text{ V}$ ; $R_L = 8\ \Omega$ ; $T_{amb} = 25\text{ }^\circ\text{C}$ ; $f = 1\text{ kHz}$						
Total quiescent current	without $R_L$	$I_{tot}$	18	40	70	mA
Output power	THD = 0,5%	$P_O$	5	6	—	W
	THD = 10%	$P_O$	6,5	8,0	—	W
Total harmonic distortion	$P_O = 4\text{ W}$	THD	—	0,15	0,2	%
Power bandwidth	THD = 0,5% note 1	B		20 to 16 k		Hz
Voltage gain		$G_V$	29	30	31	dB
Gain balance		$\Delta G_V$	—	0,2	1,0	dB
Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz)	$R_S = 2\text{ k}\Omega$	$V_{no(rms)}$	—	70	140	$\mu\text{V}$
Input impedance		$ Z_i $	14	20	26	$\text{k}\Omega$
Ripple rejection	note 2	SVRR	40	60	—	dB
Channel separation	$R_S = 0\ \Omega$	$\alpha$	46	70	—	dB
Input bias current		$I_{ib}$	—	0,3	—	$\mu\text{A}$
DC output offset voltage	with respect to ground	$V_{OFF}$	—	30	200	mV
<b>Input mute mode:</b> symmetrical power supply; test circuit as per Fig. 11; $V_P = \pm 4\text{ V}$ ; $R_L = 8\ \Omega$ ; $T_{amb} = 25\text{ }^\circ\text{C}$ ; $f = 1\text{ kHz}$						
Total quiescent current	without $R_L$	$I_{tot}$	9	30	40	mA
Output voltage	$V_i = 600\text{ mV}$	$V_{out}$	—	0,6	1,8	mV
Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz)	$R_S = 2\text{ k}\Omega$	$V_{no(rms)}$	—	70	140	$\mu\text{V}$
Ripple rejection	note 2	SVRR	35	55	—	dB
DC output offset voltage	with respect to ground	$V_{OFF}$	—	40	200	mV

DEVELOPMENT DATA

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Operating mode:</b> asymmetrical power supply; test circuit as per Fig. 12; $V_p = 24\text{ V}$ ; $R_L = 8\ \Omega$ ; $T_{amb} = 25\text{ }^\circ\text{C}$ ; $f = 1\text{ kHz}$						
Total quiescent current		$I_{tot}$	18	40	70	mA
Output power	THD = 0,5%	$P_O$	5	6	—	W
	THD = 10%	$P_O$	6,5	8	—	W
Total harmonic distortion	$P_O = 4\text{ W}$	THD	—	0,13	0,2	%
Power bandwidth	THD = 0,5% note 1	B		40 to 16 k		Hz
Voltage gain		$G_V$	29	30	31	dB
Gain balance		$\Delta G_V$	—	0,2	1,0	dB
Noise output voltage (r.m.s. value); unweighted (20 Hz to 20 kHz)	$R_S = 2\text{ k}\Omega$	$V_{no(rms)}$	—	70	140	$\mu\text{V}$
Input impedance		$ Z_i $	14	20	26	$\text{k}\Omega$
Ripple rejection		SVRR	40	50	—	dB
Channel separation	$R_S = 0\ \Omega$	$\alpha$	—	45	—	dB

## Notes to the characteristics

1. Power bandwidth at  $P_{O\ max} -3\text{ dB}$ .
2. Ripple rejection at  $R_S = 0\ \Omega$ ,  $f = 100\text{ Hz}$  to  $20\text{ kHz}$ ;  
ripple voltage =  $200\text{ mV}$  (r.m.s. value) applied to positive or negative supply rail.

## APPLICATION INFORMATION

## Input mute circuit

The input mute circuit operates only during switching on and off of the supply voltage. The circuit compares the  $\frac{1}{2}$  supply voltage (at pin 3) with an internally fixed reference voltage ( $V_{ref}$ ), derived directly from the supply voltage. When the voltage at pin 3 is lower than  $V_{ref}$  the non-inverting inputs (pins 1 and 9) are disconnected from the amplifier. The voltage at pin 3 is determined by an internal voltage divider and the external  $100 \mu\text{F}$  capacitor.

During switching on, a time delay is created between the reference voltage and the voltage at pin 3, during which the input terminal is disconnected, (as illustrated in Fig. 3).




Fig. 3 Input mute circuit; time delay.

APPLICATION INFORMATION (continued)




Fig. 4 Output power as a function of supply voltage; symmetrical supply;  $R_L = 8 \Omega$ ;  $f = 1 \text{ kHz}$ .




Fig. 5 Distortion as a function of frequency; symmetrical supply;  $V_p = \pm 12 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $P_o = 3 \text{ W}$ .




Fig. 6 Supply voltage ripple rejection; symmetrical supply,  $V_p = \pm 12 \text{ V}$ ;  $V_{RR} = 200 \text{ mV}$ .




Fig. 7 Power dissipation as a function of output power; asymmetrical supply;  $V_S = 24 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $f = 1 \text{ kHz}$ .

DEVELOPMENT DATA




Fig. 8 Output power as a function of supply voltage; asymmetrical supply;  $R_L = 8 \Omega$ ;  $f = 1 \text{ kHz}$ .




Fig. 9 Distortion as a function of frequency; asymmetrical supply;  $V_S = 24 \text{ V}$ ;  $R_L = 8 \Omega$ ;  $P_O = 3 \text{ W}$ .






Fig. 10 Supply voltage ripple rejection; asymmetrical supply;  $V_S = 24 \text{ V}$ ;  $V_{RR} = 200 \text{ mV}$ .

APPLICATION INFORMATION (continued)



(1) To be connected as close as possible to the I.C.  
 Fig. 11 Test and application circuit; symmetrical power supply.



(1) To be connected as close as possible to the I.C.  
 Fig. 12 Test and application circuit; asymmetrical power supply.



## STEREO-TONE/VOLUME CONTROL CIRCUIT

### GENERAL DESCRIPTION

The device is designed as an active stereo-tone/volume control for car radios, TV receivers and mains-fed equipment. It includes functions for bass and treble control, volume control with built-in contour (can be switched off) and balance. All these functions can be controlled by d.c. voltages or by single linear potentiometers.

### Features


- Few external components necessary
- Low noise due to internal gain
- Bass emphasis can be increased by a double-pole low-pass filter
- Wide power supply voltage range

### QUICK REFERENCE DATA

Supply voltage (pin 3)	$V_P = V_{3-18}$	typ.	12 V
Supply current (pin 3)	$I_P = I_3$	typ.	35 mA
Maximum input signal with d.c. feedback (r.m.s. value)	$V_{i(rms)}$	typ.	2,5 V
Maximum output signal with d.c. feedback (r.m.s. value)	$V_{o(rms)}$	typ.	3 V
Volume control range	$G_V$		-80 to +21,5 dB
Bass control range at 40 Hz	$\Delta G_V$		-19 to +17 dB
Treble control range at 16 kHz	$\Delta G_V$	typ.	$\pm 15$ dB
Total harmonic distortion	THD	typ.	0,3 %
Output noise voltage (unweighted; r.m.s. value) at $f = 20$ Hz to 20 kHz; $V_P = 12$ V; for max. voltage gain for voltage gain $G_V = -40$ dB	$V_{no(rms)}$	typ.	310 $\mu$ V
	$V_{no(rms)}$	typ.	100 $\mu$ V
Channel separation at $G_V = -20$ to +21,5 dB	$\alpha_{cs}$	typ.	60 dB
Tracking between channels at $G_V = -20$ to +26 dB	$\Delta G_V$	max.	2,5 dB
Ripple rejection at 100 Hz	RR	typ.	50 dB
Supply voltage range (pin 3)	$V_P = V_{3-18}$		7,5 to 16,5 V
Operating ambient temperature range	$T_{amb}$		-30 to +80 $^{\circ}$ C

### PACKAGE OUTLINE

18-lead DIL; plastic (SOT102).



(1) Series resistor is recommended in the event of the capacitive loads exceeding 200 pF.

Fig. 1 Block diagram and application circuit with single-pole filter.




Fig. 2 Double-pole low-pass filter for improved bass-boost.




Fig. 3 D.C. feedback with filter network for improved signal handling.

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (pin 3)	$V_P = V_{3-18}$	max.	20 V
Total power dissipation	$P_{tot}$	max.	1200 mW
Storage temperature range	$T_{stg}$		-55 to +150 °C
Operating ambient temperature range	$T_{amb}$		-30 to +80 °C

## D.C. CHARACTERISTICS

$V_P = V_{3-18} = 12 \text{ V}$ ;  $T_{\text{amb}} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 1;  $R_G \leq 600 \text{ } \Omega$ ;  $R_L \geq 4,7 \text{ k}\Omega$ ;  $C_L \leq 200 \text{ pF}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Supply (pin 3)</b>					
Supply voltage	$V_P = V_{3-18}$	7,5	—	16,5	V
Supply current					
at $V_P = 8,5 \text{ V}$	$I_P = I_3$	19	27	35	mA
at $V_P = 12 \text{ V}$	$I_P = I_3$	25	35	45	mA
at $V_P = 15 \text{ V}$	$I_P = I_3$	30	43	56	mA
<b>D.C. input levels (pins 4 and 15)</b>					
at $V_P = 8,5 \text{ V}$	$V_{4,15-18}$	3,8	4,25	4,7	V
at $V_P = 12 \text{ V}$	$V_{4,15-18}$	5,3	5,9	6,6	V
at $V_P = 15 \text{ V}$	$V_{4,15-18}$	6,5	7,3	8,2	V
<b>D.C. output levels (pins 8 and 11)</b> under all control voltage conditions with d.c. feedback (Fig. 3)					
at $V_P = 8,5 \text{ V}$	$V_{8,11-18}$	3,3	4,25	5,2	V
at $V_P = 12 \text{ V}$	$V_{8,11-18}$	4,6	6,0	7,4	V
at $V_P = 15 \text{ V}$	$V_{8,11-18}$	5,7	7,5	9,3	V
<b>Pin 17</b>					
Internal potentiometer supply voltage at $V_P = 8,5 \text{ V}$	$V_{17-18}$	3,5	3,75	4,0	V
Contour on/off switch (control by $I_{17}$ )					
contour (switch open)	$-I_{17}$	—	—	0,5	mA
linear (switch closed)	$-I_{17}$	1,5	—	10	mA
Application without internal potentiometer supply voltage at $V_P \geq 10,8 \text{ V}$ (contour cannot be switched off)					
Voltage range forced to pin 17	$V_{17-18}$	4,5	—	$V_P/2 - V_{BE}$	V
<b>D.C. control voltage range for volume, bass, treble and balance</b> (pins 1, 9, 10 and 16 respectively)					
at $V_{17-18} = 5 \text{ V}$	$V_{1,9,10,16}$	1,0	—	4,25	V
using internal supply	$V_{1,9,10,16}$	0,25	—	3,8	V
Input current of control inputs (pins 1, 9, 10 and 16)	$-I_{1,9,10,16}$	—	—	5	$\mu\text{A}$

**A.C. CHARACTERISTICS**

$V_P = V_{3-18} = 8,5 \text{ V}$ ;  $T_{amb} = 25 \text{ }^\circ\text{C}$ ; measured in Fig. 1; contour switch closed (linear position); volume, balance, bass, and treble controls in mid-position;  $R_G \leq 600 \text{ } \Omega$ ;  $R_L \geq 4,7 \text{ k}\Omega$ ;  $C_L \leq 200 \text{ pF}$ ;  $f = 1 \text{ kHz}$ ; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
<b>Control range</b>					
Max. gain of volume (Fig. 5)	$G_V \text{ max}$	20,5	21,5	23	dB
Volume control range; $G_V \text{ max}/G_V \text{ min}$	$\Delta G_V$	90	100	—	dB
Balance control range; $G_V = 0 \text{ dB}$ (Fig. 6)	$\Delta G_V$	—	-40	—	dB
Bass control range at 40 Hz (Fig. 7)	$\Delta G_V$	—	-19 to +17 $\pm 3$	—	dB
Treble control range at 16 kHz (Fig. 8)	$\Delta G_V$	—	$\pm 15 \pm 3$	—	dB
Contour characteristics		see Figs 9 and 10			
<b>Signal inputs, outputs</b>					
Input resistance; pins 4 and 15 (note 1) at gain of volume control: $G_V = 20 \text{ dB}$ $G_V = -40 \text{ dB}$	$R_{i4,15}$ $R_{i4,15}$	10 —	— 160	— —	k $\Omega$ k $\Omega$
Output resistance (pins 8 and 11)	$R_{o8,11}$	—	—	300	$\Omega$
<b>Signal processing</b>					
Power supply ripple rejection at $V_{P(rms)} \leq 200 \text{ mV}$ ; $f = 100 \text{ Hz}$ ; $G_V = 0 \text{ dB}$	RR	35	50	—	dB
Channel separation (250 Hz to 10 kHz) at $G_V = -20 \text{ to } +21,5 \text{ dB}$	$\alpha_{CS}$	46	60	—	dB
Spread of volume control with constant control voltage $V_{1-18} = 0,5 V_{17-18}$	$\Delta G_V$	—	—	$\pm 3$	dB
Gain tolerance between left and right channel $V_{16-18} = V_{1-18} = 0,5 V_{17-18}$	$\Delta G_{V,L-R}$	—	—	1,5	dB
Tracking between channels for $G_V = 21,5 \text{ to } -26 \text{ dB}$ $f = 250 \text{ Hz to } 6,3 \text{ kHz}$ ; balance adjusted at $G_V = 10 \text{ dB}$	$\Delta G_V$	—	—	2,5	dB

## A.C. CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
<b>Signal handling with d.c. feedback (Fig. 3)</b>					
Input signal handling					
at $V_P = 8,5$ V; THD = 0,5%; f = 1 kHz (r.m.s. value)	$V_{i(rms)}$	1,4	—	—	V
at $V_P = 8,5$ V; THD = 0,7%; f = 1 kHz (r.m.s. value)	$V_{i(rms)}$	1,8	2,4	—	V
at $V_P = 12$ V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	$V_{i(rms)}$	1,4	—	—	V
at $V_P = 12$ V; THD = 0,7%; f = 40 Hz to 16 kHz (r.m.s. value)	$V_{i(rms)}$	2,0	3,2	—	V
at $V_P = 15$ V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	$V_{i(rms)}$	1,4	—	—	V
at $V_P = 15$ V; THD = 0,7%; f = 40 Hz to 16 kHz (r.m.s. value)	$V_{i(rms)}$	2,0	3,2	—	V
Output signal handling (note 2 and note 3)					
at $V_P = 8,5$ V; THD = 0,5%; f = 1 kHz (r.m.s. value)	$V_{o(rms)}$	1,8	2,0	—	V
at $V_P = 8,5$ V; THD = 10%; f = 1 kHz (r.m.s. value)	$V_{o(rms)}$	—	2,2	—	V
at $V_P = 12$ V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	$V_{o(rms)}$	2,5	3,0	—	V
at $V_P = 15$ V; THD = 0,5%; f = 40 Hz to 16 kHz (r.m.s. value)	$V_{o(rms)}$	—	3,5	—	V
<b>Noise performance (<math>V_P = 8,5</math> V)</b>					
Output noise voltage (unweighted; Fig. 15)					
at f = 20 Hz to 20 kHz (r.m.s. value)	$V_{no(rms)}$	—	260	—	$\mu$ V
for maximum voltage gain (note 4)	$V_{no(rms)}$	—	70	140	$\mu$ V
for $G_V = -3$ dB (note 4)					
Output noise voltage; weighted as DIN 45405					
of 1981, CCIR recommendation 468-2 (peak value)					
for maximum voltage gain (note 4)	$V_{no(m)}$	—	890	—	$\mu$ V
for maximum emphasis of bass and treble					
(contour off; $G_V = -40$ dB)	$V_{no(m)}$	—	360	—	$\mu$ V
<b>Noise performance (<math>V_P = 12</math> V)</b>					
Output noise voltage (unweighted; Fig. 15)					
at f = 20 Hz to 20 kHz (r.m.s. value; note 5)					
for maximum voltage gain (note 4)	$V_{no(rms)}$	—	310	—	$\mu$ V
for $G_V = -16$ dB (note 4)	$V_{no(rms)}$	—	100	200	$\mu$ V
Output noise voltage; weighted as DIN 45405					
of 1981, CCIR recommendation 468-2 (peak value)					
for maximum voltage gain (note 4)	$V_{no(m)}$	—	940	—	$\mu$ V
for maximum emphasis of bass and treble					
(contour off; $G_V = -40$ dB)	$V_{no(m)}$	—	400	—	$\mu$ V

parameter	symbol	min.	typ.	max.	unit
<b>Noise performance (<math>V_p = 15\text{ V}</math>)</b>					
Output noise voltage (unweighted; Fig. 15) at $f = 20\text{ Hz}$ to $20\text{ kHz}$ (r.m.s. value; note 5) for maximum voltage gain (note 4) for $G_V = 16\text{ dB}$ (note 4)	$V_{no(rms)}$	—	350	—	$\mu\text{V}$
	$V_{no(rms)}$	—	110	220	$\mu\text{V}$
Output noise voltage; weighted as DIN 45405 of 1981, CCIR recommendation 468-2 (peak value) for maximum voltage gain (note 4) for maximum emphasis of bass and treble (contour off; $G_V = -40\text{ dB}$ )	$V_{no(m)}$	—	980	—	$\mu\text{V}$
	$V_{no(m)}$	—	420	—	$\mu\text{V}$

**Notes to characteristics**

1. Equation for input resistance (see also Fig. 4)

$$R_i = \frac{160\text{ k}\Omega}{1 + G_V}; G_V \text{ max} = 12.$$

- Frequencies below 200 Hz and above 5 kHz have reduced voltage swing, the reduction at 40 Hz and at 16 kHz is 30%.
- In the event of bass boosting the output signal handling is reduced. The reduction is 1 dB for maximum bass boost.
- Linear frequency response.
- For peak values add 4,5 dB to r.m.s. values.




Fig. 4 Input resistance ( $R_i$ ) as a function of gain of volume control ( $G_V$ ). Measured in Fig. 1.




Fig. 5 Volume control curve; voltage gain ( $G_V$ ) as a function of control voltage ( $V_{1-18}$ ). Measured in Fig. 1 (internal potentiometer supply from pin 17 used);  $V_P = 8,5$  V;  $f = 1$  kHz.




Fig. 6 Balance control curve; voltage gain ( $G_V$ ) as a function of control voltage ( $V_{16-18}$ ). Measured in Fig. 1 (internal potentiometer supply from pin 17 used);  $V_P = 8,5$  V.




Fig. 7 Bass control curve; voltage gain ( $G_V$ ) as a function of control voltage ( $V_{9-18}$ ). Measured in Fig. 1 with single-pole filter (internal potentiometer supply from pin 17 used);  $V_P = 8,5$  V;  $f = 40$  Hz.




Fig. 8 Treble control curve; voltage gain ( $G_V$ ) as a function of control voltage ( $V_{10-18}$ ). Measured in Fig. 1 (internal potentiometer supply from pin 17 used);  $V_P = 8,5$  V;  $f = 16$  kHz.






Fig. 9 Contour frequency response curves; voltage gain ( $G_V$ ) as a function of audio input frequency. Measured in Fig. 1 with single-pole filter;  $V_P = 8,5$  V.




Fig. 10 Contour frequency response curves; voltage gain ( $G_V$ ) as a function of audio input frequency. Measured in Fig. 1 with double-pole filter;  $V_P = 8,5$  V.




Fig. 11 Tone control frequency response curves; voltage gain ( $G_V$ ) as a function of audio input frequency. Measured in Fig. 1 with single-pole filter;  $V_P = 8,5$  V.




Fig. 12 Tone control frequency response curves; voltage gain ( $G_V$ ) as a function of audio input frequency. Measured in Fig. 1 with double-pole filter;  $V_P = 8,5$  V.




Fig. 13 Total harmonic distortion (THD); as a function of audio input frequency. Measured in Fig. 1;  $V_P = 8,5$  V; volume control voltage gain at

$$G_V = 20 \log \frac{V_O}{V_i} = 0 \text{ dB.}$$





Fig. 14 Total harmonic distortion (THD); as a function of output voltage ( $V_o$ ). Measured in Fig. 1;  $V_p = 8,5\text{ V}$ ;  $f_i = 1\text{ kHz}$ .



- (1)  $V_p = 15\text{ V}$ .
- (2)  $V_p = 12\text{ V}$ .
- (3)  $V_p = 8,5\text{ V}$ .

Fig. 15 Noise output voltage ( $V_{no(rms)}$ ; unweighted); as a function of voltage gain ( $G_v$ ). Measured in Fig. 1;  $f = 20\text{ Hz}$  to  $20\text{ kHz}$ .





## Philips Components – a worldwide group of companies

**Argentina:** PHILIPS ARGENTINA S.A., Div. Philips Components, Vedia 3892, 1430 BUENOS AIRES, Tel. (01) 541-4261.

**Australia:** PHILIPS COMPONENTS PTY Ltd., 11 Waltham Street, ARTARMON, N.S.W. 2064, Tel. (02) 439 3322.

**Austria:** ÖSTERREICHISCHE PHILIPS INDUSTRIE G.m.b.H., UB Bauelemente, Triester Str. 64, 1101 WIEN, Tel. (0222) 60 101-020.

**Belgium:** N.V. PHILIPS PROF. SYSTEMS – Components Div., 80 Rue Des Deux Gares, B-1070 BRUXELLES, Tel. (02) 52 56 111.

**Brazil:** PHILIPS COMPONENTS (Active Devices): Av. Brigadeiro Faria Lima, 1735-SAO PAULO-SP, Tel. (011) 211-2600. PHILIPS COMPONENTS (Passive Devices & Materials): Av. Francisco Monteiro, 702-RIBEIRO PIRES-SP, Tel. (011) 459-8211.

**Canada:** PHILIPS ELECTRONICS LTD., Philips Components, 601 Milner Ave., SCARBOROUGH, Ontario, M1B 1M8, Tel. (416) 292-5161.

**Chile:** PHILIPS CHILENA S.A., Av. Santa Maria 0760, SANTIAGO, Tel. (02) 77 38 16.

**Colombia:** IPRELENDO LTDA., Carrera 21 No. 56-17, BOGOTA, D.E., P.O. Box 77621, Tel. (01) 249 7624.

**Denmark:** PHILIPS COMPONENTS A/S, Prags Boulevard 80, PB1919, DK-2300 COPENHAGEN S, Tel. 01-54 11 33.

**Finland:** PHILIPS COMPONENTS, Sinkkialiontie 3, SF-2630 ESPOO HELSINKI 10, Tel. 358-0-50261.

**France:** PHILIPS COMPOSANTS RTC-COMPELEC, 117 Quai du Président Roosevelt, 92134 ISSY-LES-MOULINEAUX Cedex, Tel. (01) 40 93 8000.

**Germany (Fed. Republic):** VALVO, UB Bauelemente der Philips G.m.b.H., Valvo Haus, Burchardstrasse 19, D-2 HAMBURG 1, Tel. (040) 3296-0.

**Greece:** PHILIPS HELLENIQUE S.A., Components Division, No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01) 4894 339/4894 911.

**Hong Kong:** PHILIPS HONG KONG LTD., Components Div., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, Tel. (0)-42 45 121.

**India:** PEICO ELECTRONICS & ELECTRICALS LTD., Components Dept., Band Box Building, 254-D Dr. Annie Besant Rd., BOMBAY – 400 025, Tel. (022) 49 30 311/49 30 590.

**Indonesia:** P.T. PHILIPS-RALIN ELECTRONICS, Components Div., Setiabudi II Building, 6th Fl., Jalan H.R. Rasuna Said (P.O. Box 223/KBY) Kuningan, JAKARTA 12910, Tel. (021) 51 79 95.

**Ireland:** PHILIPS ELECTRONICS (IRELAND) LTD., Components Division, Newstead, Clonskeagh, DUBLIN 14, Tel. (01) 69 33 55.

**Italy:** PHILIPS S.p.A., Philips Components, Piazza IV Novembre 3, I-20124 MILANO, Tel. (02) 67 52 1.

**Japan:** PHILIPS K.K. Philips Components Division, Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO (108), Tel. (03) 740 5028.

**Korea (Republic of):** PHILIPS ELECTRONICS (KOREA) LTD., Components Division, Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02) 794-5011.

**Malaysia:** PHILIPS MALAYSIA SDN BHD, Components Div., 3 Jalan SS15/2A SUBANG, 47500 PETALING JAYA, Tel. (03) 73 45 511.

**Mexico:** PHILIPS COMPONENTS, Paseo Triunfo de la Republica, No 215 Local 5, Cd Juarez CHI HUA HUA 32340 MEXICO Tel.(16) 18-67-01/02.

**Netherlands:** PHILIPS NEDERLAND, Marktgroep Philips Components, Postbus 90050, 5600 PB EINDHOVEN, Tel. (040) 78 37 49.

**New Zealand:** PHILIPS NEW ZEALAND LTD., Components Division, 110 Mt. Eden Road, C.P.O. Box 1041, AUCKLAND, Tel. (09) 605-914.

**Norway:** NORSK A/S PHILIPS, Philips Components, Box 1, Manglerud 0612, OSLO, Tel. (02) 68 02 00.

**Pakistan:** PHILIPS ELECTRICAL CO. OF PAKISTAN LTD., Philips Markaz, M.A. Jinnah Rd., KARACHI-3, Tel. (021) 72 57 72.

**Peru:** CADESA, Av. Pardo y Aliaga No. 695, 6th Floor, San Isidro, LIMA 100, P.O. Box 5612, Tel. (014) 70 70 80.

**Philippines:** PHILIPS INDUSTRIAL DEV. INC., 2246 Pasong Tamaro, P.O. Box 911, Makati Comm. Centre, MAKATI-RIZAL 3116, Tel. (02) 868951 to 59.

**Portugal:** PHILIPS PORTUGUESA S.A.R.L., Av. Eng. Duarte Pacheco 6, 1009 LISBOA Codex, Tel. (019) 68 31 21.

**Singapore:** PHILIPS SINGAPORE, PTE LTD., Components Div., Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. 35 02 000.

**South Africa:** S.A. PHILIPS PTY LTD, Components Division, JOHANNESBURG 2000, P.O. Box 7430.

**Spain:** PHILIPS Components, Balnes 22, 08007 BARCELONA, Tel. (03) 301 63 12.

**Sweden:** PHILIPS Components, A.B., Tegeluddsvägen 1, S-11584 STOCKHOLM, Tel. (08)-78 21 000.

**Switzerland:** PHILIPS A.G., Components Dept., Allmendstrasse 140-142, CH-8027 ZÜRICH, Tel. (01) 488 22 11.

**Taiwan:** PHILIPS TAIWAN LTD., 150 Tun Hua North Road, P.O. Box 22978, TAIPEI, Taiwan, Tel. (02) 71 20 500.

**Thailand:** PHILIPS ELECTRICAL CO. OF THAILAND LTD., 283 Silom Road, P.O. Box 961, BANGKOK, Tel. (02) 233-6330-9.

**Turkey:** TÜRK PHILIPS TICARET A. S., Philips Components, Talatpasa Cad. No. 5, 80640 LEVENT/STANBUL, Tel. (01) 179 27 70.

**United Kingdom:** PHILIPS COMPONENTS LTD., Mullard House, Torrington Place, LONDON WC1E 7HD, Tel. (01) 580 6633.

**United States:** (Colour picture tubes – Monochrome & Colour Display Tubes) PHILIPS DISPLAY COMPONENTS COMPANY, 1600 Huron Parkway, P.O. box 963, ANN ARBOR, Michigan 48106, Tel. 313/996-9400.

(IC Products) SIGNETICS CORPORATION, 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (408) 991-2000. (Passive Components, Discrete Semiconductors, Materials and Professional Components) PHILIPS COMPONENTS, Discrete Products Division, 2001 West Blue Heron Blvd., P.O. Box 10330, RIVIERA BEACH, Florida 33404, Tel. (407) 881-3200.

**Uruguay:** PHILIPS COMPONENTS, Coronel Mora 433, MONTEVIDEO, Tel. (02) 70-4044.

**Venezuela:** MAGNETICA S.A., Calle 6, Ed. Las Tres Jotas, CARACAS 1074A, App. Post. 78117, Tel. (02) 241 75 09.

**Zimbabwe:** PHILIPS ELECTRICAL (PVT) LTD., 62 Mutare Road, HARARE, P.O. Box 994, Tel. 47211.

**For all other countries apply to:** Philips Components Division, International Business Relations, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Telex 350000 phtnl

AS72

© Philips Export B.V. 1989

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

9398 164 600 11

# Philips Components



# PHILIPS